Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2002-12-20
2008-03-25
Do, Chat C. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07349934
ABSTRACT:
An integrated circuit device (100) includes circuitry for providing a first shift argument (L[4:0]) indicating shift positions in a first direction and circuitry for providing a second shift argument (R[4:0]) indicating shift positions in a second direction. One rotate stage (ROTATE STAGE1), in a plurality of rotate stages, is coupled to receive the initial data argument. Each rotate stage, other than the one rotate stage, is coupled to receive a data argument from an output of another one of the rotate stages. Further, each rotate stage is operable to rotate the data argument input into the corresponding rotate stage in response to less than all bits of at least one of the first and second shift arguments. At least one rotate stage is operable to rotate the data argument input into the corresponding rotate stage in response to a sum of respective bit positions of the first and second shift arguments.
REFERENCES:
patent: 3747070 (1973-07-01), Huttenhoff
patent: 3790960 (1974-02-01), Amdahl et al.
patent: 4396994 (1983-08-01), Kang et al.
patent: 4583197 (1986-04-01), Chappell et al.
patent: 5155698 (1992-10-01), Niimi
patent: 5918042 (1999-06-01), Furber
patent: 6061783 (2000-05-01), Harriman
patent: 6263423 (2001-07-01), Coon et al.
patent: 6430251 (2002-08-01), Gold
patent: 6622242 (2003-09-01), Steele, Jr.
patent: 6675182 (2004-01-01), Hofstee et al.
patent: 6877019 (2005-04-01), Bandy et al.
patent: 2006/0026223 (2006-02-01), Dhong et al.
Ching Yih Tseng, et al.;A Systolic Power-of-Two Muliplier Structure, IEEE 1989, ISCAS '89, CH2692-2/89/0000-0146, pp. 146-149.
Z. Hu, et al.;Implementation of One Bit Delay 2-D IIR Digital Filters, IEEE Int'l Symp. On Circuits & Systems, ISCAS '96, vol. 2, 1996, pp. 489-492.
Cash, et al.;N/Chip Cascadable Shift Register With Parity Predictor, IP Com Journal, Sep. 1, 1997, entire document.
Brady W. James
Do Chat C.
Stewart Alan K.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Processor system and method with combined data left and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor system and method with combined data left and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor system and method with combined data left and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3967911