Non-volatile memory array

Details Non-volatile memory array Non-volatile memory array

2007-01-22

2008-07-29

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S185180

Reexamination Certificate

active

07405972

ABSTRACT:
A non-volatile memory array including a plurality of memory units is provided. Each memory unit is serially connected with a select transistor and a memory cell. A source region is next to the select transistor while a drain region is next to the memory cell. The drain lines are arranged in parallel in column direction and connected with the drain regions of the memory units in one column. The bit lines are arranged in parallel in row direction and connected with the source regions of the memory units in one row. The word lines are arranged in parallel in column direction and connected with the select gates of the memory units in one column. The control lines are arranged in parallel in column direction and connected with the control gates of the memory units in one column. The control lines are grouped by two and electrically connected with each other.

REFERENCES:
patent: 6744675 (2004-06-01), Zheng et al.
patent: 6801456 (2004-10-01), Hsu et al.
patent: 6937514 (2005-08-01), Hasegawa
patent: 7050344 (2006-05-01), Cho et al.
patent: 2004-179626 (2004-06-01), None

Affiliated with

Also associated with

Rating

Non-volatile memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3966442