Method and apparatus for suppressing limit cycles in noise...

Details Method and apparatus for suppressing limit cycles in noise... Method and apparatus for suppressing limit cycles in noise...

2003-11-13

2008-03-18

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S005000

Reexamination Certificate

active

07346639

ABSTRACT:
Harmonic interference caused by limit cycles occurs in the resultant signals of filters for noise conversion as a consequence of limit cycles. A feedback loop is connected downstream of the actual filter and is used to effectively suppress the limit cycles. A feedback signal yFBthat is added to the output signal of the filter block is generated in the feedback loop. The invention can be implemented using both analog and digital technology.

REFERENCES:
patent: 4156876 (1979-05-01), Debuisser
patent: 4809207 (1989-02-01), Nillesen
patent: 5629881 (1997-05-01), Leeb et al.
patent: 5818741 (1998-10-01), Boie et al.
patent: 6112218 (2000-08-01), Gandhi et al.
patent: 44 08 768 (1995-05-01), None
patent: 199 12 447 (2000-09-01), None
patent: 0 673 114 (1995-09-01), None
patent: 01049310 (1989-02-01), None
patent: 04268821 (1992-09-01), None
patent: 00/31879 (2000-06-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for suppressing limit cycles in noise... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for suppressing limit cycles in noise..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for suppressing limit cycles in noise... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3964506