Single-chip memory system having an array of read-only memory ce

Details Single-chip memory system having an array of read-only memory ce Single-chip memory system having an array of read-only memory ce

1997-03-25

1998-08-11

Nguyen, Tan T.

Static information storage and retrieval

Read only systems

Semiconductive

365 63, 36518505, 36518506, 36518516, 36518517, G11C 1700

Patent

active

057936668

ABSTRACT:
To make a memory system highly integrated, a memory system includes a memory cell array including a first unit block and a second unit block having a plurality of read-only memory (ROM) cells, a plurality of diffused lines having a first pitch with respect to each other, and connected to sources of the ROM cells, first and second bit lines made of metal and respectively connected to drains of the ROM cells in the first and second unit blocks, and first and second source lines made of metal and respectively connected to sources of the ROM cells in the first and second unit blocks. A pitch between the first bit line and the first source line is a first pitch and a pitch between the first bit line and the second source line, and a pitch between the second bit line and the second source line are a second pitch. The second pitch is at least three times larger than the first pitch.

REFERENCES:
patent: 5117389 (1992-05-01), Yiu
patent: 5583808 (1996-12-01), Brahmbhatt

Affiliated with

Also associated with

Rating

Single-chip memory system having an array of read-only memory ce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Single-chip memory system having an array of read-only memory ce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single-chip memory system having an array of read-only memory ce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-396204