Data processing: structural design – modeling – simulation – and em – Simulating nonelectrical device or system
Reexamination Certificate
2008-05-06
2008-05-06
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating nonelectrical device or system
C703S001000, C703S014000, C703S016000, C703S021000, C370S445000, C370S227000, C370S386000, C705S007380, C705S001100
Reexamination Certificate
active
11010148
ABSTRACT:
A system and method models regional timeout functionality in a discrete event execution environment. A timeout function is initiated associated with an entity upon occurrence of a start condition and terminated or reset upon reaching an end condition. The timeout function is configured to expire after a selected amount of time. Upon expiration of the timeout function, the entity is redirected to a predetermined location for timeout processing.
REFERENCES:
patent: 4965743 (1990-10-01), Malin et al.
patent: 4985860 (1991-01-01), Vlach
patent: 5133045 (1992-07-01), Gaither et al.
patent: 5247651 (1993-09-01), Clarisse
patent: 5440719 (1995-08-01), Hanes et al.
patent: 5701439 (1997-12-01), James et al.
patent: 6377543 (2002-04-01), Grover et al.
patent: 6650731 (2003-11-01), Steltner et al.
patent: 6882965 (2005-04-01), Hoover
patent: 2001/0053991 (2001-12-01), Bonabeau
patent: 2002/0059054 (2002-05-01), Bade et al.
patent: 2003/0177018 (2003-09-01), Hughes
patent: 2004/0017804 (2004-01-01), Vishnu
patent: 2004/0073404 (2004-04-01), Brooks et al.
patent: 2004/0193393 (2004-09-01), Keane
patent: 2004/0230404 (2004-11-01), Messmer et al.
patent: 2005/0060129 (2005-03-01), Mosterman et al.
patent: 2005/0111477 (2005-05-01), Ghanma et al.
patent: 2005/0154625 (2005-07-01), Chua et al.
patent: 2005/0177353 (2005-08-01), Slater
Moure et al., “The Kscalar simulator”, ACM, 2002.
Bortscheller et al., “Model reusability in graphical simulation packages”, Winter simulation conference, 1992.
Gordon et al., “Hierarchical modeling in a graphical simulation system”, Winter simulation conference, 1990.
Clymer, J.R., “Optimizing production workflows using OPEMCSS”, Winter simulation conference, 2000.
Anylogic User's Manual.XJ Technologies Company Ltd.1992-2004; pp. 2-4, 8-9, 21-3, 41-3, 55-7, 155-6, 218-21, 270-1.
Chen, G., et al. “Lookahead, rollback and lookback: Searching for parallelism in discrete event simulation.”
Clune, M., et al. “Panel session on Challenges and solution techniques for hybrid simulation.” 43rdIEEE Conference on Decision and Control, Dec. 14, 2004.
Connell, J., et al. “Early hardware/software integration using SystemC 2.0.”
EXTEND™ Users Manual. “Simulation software for the new millennium.” Chapters 1-5, pp. 35-156; Appendix F, pp. 579-662.
Fall, K., et al. “Thensmanual (formerly ns notes and documentation).”The VINT Project. Apr. 14, 2005; Chapters 4-8, pp. 37-85, Chapter 11, pp. 110-114.
Fujimoto, R. “Parallel discrete event simulation.”Communications of the ACM. Oct. 1-8, 1990.
“Fundamentals of VHDL-AMS for high-speed buffer modeling.”Mentor Graphics Corporation. 2002; 1-62.
“Graphical design environment for CAMeL-Tools.” http://wwwcs.uni-paderborn.de/SFB376/projects/c1/Paper/vcamel.html. Sep. 18-20, 1996; 1-10.
Haverinen, A., et al. “White paper for SystemC™ based SoC communication modeling for the OCP™ protocol.” Oct. 14, 2002; 1-39.
Henricksson, D., et al. “TrueTime 1.2—Reference Manual.” Oct. 2004; 7-79.
Holz, E. “SDL-2000 Tutorial.”Formal Methods Europa. Mar. 2001; 1-49.
“IEC 1131 Sequential Function Charts.” http://www.software.rockwell.com/corporate/reference/iec1131/sfc.cfm?print=1. 1-2.
“Introduction to VHDL—A Tutorial.” http://www.hzeeland.nl/˜wrijker/dsy/vhdl/algemvhdl/fcmi/vhdlintro.htrm. 1-16.
Liu, J., et al. “Component-based hierarchical modeling of systems with continuous and discrete dynamics.”CACSD'00. Sep. 25, 2000; 1-10.
Liu, J., et al. “Actor-oriented control system design: A Responsible framework perspective.”IEEE Transactions on Control Systems Technology. Mar. 2004; 12(2):250-62.
Liu, J., et al. “Motivating hierarchical run-time models for measurement and control systems.”Ptolemy Miniconference, Berkeley, CA. Mar. 22-23, 2001; 1-3.
Liu, J., et al. “System-level modeling of continuous and discrete dynamics.”Ptolemy Miniconference, Berkeley, CA. Mar. 22-23, 2001; 1-4.
Martin, D.E., et al. “Analysis and simulation of mixed-technology VLSI systems.”Journal of Parallel and Distributed Computing. 2002; 62:468-93.
Martin, R.C. “UML tutorial: Sequence diagrams.”Engineering Notebook Column. Apr. 1998; 1-5.
“Meta issues.” http://www.eda.org/vhdl-ams/ftp—files/lang—design/BRC/CRR15—Metaissues.txt. 1-10.
Mosterman, P.J., et al. “Modeling petri nets as local constraint equations for hybrid systems using Modelica™.” 1-6.
Murata, T. “Petri nets: Properties, analysis and applications.”Proceedings of the IEEE. Apr. 1989; 77(4):541-80.
“OPNET Modeler Accelerating Network R&D.”OPNET Technologies, Inc. 1-4.
Overhauser, D., et al. “Evaluating mixed-signal simulators.”IEEE. 1995; 113-20.
Overhauser, D., et al. “IDSIM2: An Environment for mixed-mode simulation.”IEEE. 1990; 5.2.1-4.
“Parallel discrete event simulation.” http://www.rpi.edu/˜gucluh/pdes.html. 1-4.
Parumalla, K., et al. “Using reverse circuit execution for efficient parallel simulation of logic circuits.” 1-9.
“Ptolemy II Frequently Asked Questions.” http://ptolemy.eecs.berkeley.edu/ptolemyll/ptllfaq.html. 1-10.
“Sequential Function Charts.” Chapter 20, 20.1-20.25.
Siegmund, R., et al. “Efficient modeling and simulation of data communication protocols in communication-oriented designs using the SystemCSVextension.”Chemitz University of Technology. 1-20.
“SIMUL8 Feature Tour.” http://simul8-online.com/products/features/html. 1-2.
“SIMUL8 Professional.” http://simul8-online.com/products/s8prof.html. 1-2.
“Specification and description language (SDL).”The International Engineering Consortium. 1-20.
System C Version 2.0 Users Guide. “Update for SystemC 2.0.1.” 1996-2002; Chapter 1, pp. 1-8; Chapters 2, pp. 9-38; Chapters 5, pp. 71-82.
System C. “Transaction level modeling with SystemC.” 1-26.
“The Almagest. vol. 1—Ptolgemy 0.7 User's Manual.”Ptolemy. Mar. 3, 1997; Sections 1.4-1.9, 2.5-2.8, 4.9, 9.1-9.5, 12.1-12.4, 16.1, 16.3.
“The Network Simulator—ns-2.” http://www.isi.edu
snam
s/html. 1-2.
Vlach, M. “Modeling and simulation with Saber.”IEEE. 1990; T-11.1-11.9.
Zeigler, B.P., et al. “Creating simulations in HLA/RTI using the DEVS modeling framework.”DEVS/HLA Tutorial. 1998; 1-18.
Chen, G., et al. “Lookahead, rollback and lookback: Searching for parallelism in discrete event simulation.” unknown date.
Connell, J., et al. “Early hardware/software integration using SystemC 2.0.” date unkwown.
EXTEND™ Users Manual. “Simulation software for the new millennium.” Chapters 1-5, pp. 35-156; Appendix F, pp. 579-662, unknown date.
“IEC 1131 Sequential Function Charts.” http://www.software.rockwell.com/corporate/reference/iec1131/sfc.cfm?print=1. 1-2, unknown date.
“Introduction to VHDL—A Tutorial.” http://www.hzeeland.nl/˜wrijker/dsy/vhdl/algemvhdl/fcmi/vhdlintro.htrm. 1-16, unknown date.
“Meta issues.” http://www.eda.org/vhdl-ams/ftp—files/lang—design/BRC/CRR15—Metaissues.txt. 1-10, unknown date.
Mosterman, P.J., et al. “Modeling petri nets as local constraint equations for hybrid systems using Modelica™.” 1-6, unknown date.
“OPNET Modeler Accelerating Network R&D.”OPNET Technologies, Inc. 1-4, unknown date.
“Parallel discrete event simulation.” http://www.rpi.edu/˜gucluh/pdes.html. 1-4, unknown date.
Parumalla, K., et al. “Using reverse circuit execution for efficient parallel simulation of logic circuits.” 1-9, unknown date.
“Pt
Clune Michael I.
McLernon Michael H.
Ramaswamy Meera
Suri Atul
Lahive & Cockfield LLP
Rodriguez Paul
Thangavelu Kandasamy
The MathWorks, Inc.
LandOfFree
System and method for modeling timeouts in discrete event... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for modeling timeouts in discrete event..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for modeling timeouts in discrete event... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3957871