Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2008-05-27
2008-05-27
Potter, Roy K (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S613000
Reexamination Certificate
active
11524457
ABSTRACT:
A method of making a stacked die package (39) includes placing a first flip chip die (16) on a base carrier (12) and electrically connecting the first flip chip die (16) to the base carrier (12). A second flip chip die (18) is attached back-to-back to the first flip chip die (16) and electrically connected to the base carrier (12) with a plurality of insulated wires (20). A mold compound (36) is formed over the first and second dice and one surface of the base carrier.
REFERENCES:
patent: 5973403 (1999-10-01), Wark
patent: 6080264 (2000-06-01), Ball
patent: 6157080 (2000-12-01), Tamaki et al.
patent: 6181002 (2001-01-01), Juso et al.
patent: 6229217 (2001-05-01), Fukui et al.
patent: 6339254 (2002-01-01), Venkateshwaran et al.
patent: 6426559 (2002-07-01), Bryan et al.
patent: 2002/0045290 (2002-04-01), Ball
patent: 2002/0074637 (2002-06-01), McFarland
patent: 2004/0070083 (2004-04-01), Su
patent: 2004/0217485 (2004-11-01), Chung
patent: 2005/0046040 (2005-03-01), Wang et al.
Bergere Charles
Freescale Semiconductor Inc.
Potter Roy K
LandOfFree
Method of making stacked die package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making stacked die package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making stacked die package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3949859