Read and erase verify methods and circuits suitable for low...

Details Read and erase verify methods and circuits suitable for low... Read and erase verify methods and circuits suitable for low...

2008-09-02

2008-09-02

Yoha, Connie C (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185210, C365S185200, C365S211000

Reexamination Certificate

active

10552948

ABSTRACT:
In a non-volatile memory, the read parameter used to distinguish the data states characterized by a negative threshold voltage from the data states characterized by a positive threshold voltage is compensated for the memory's operating conditions, rather than being hardwired to ground. In an exemplary embodiment, the read parameter for the data state with the lowest threshold value above ground is temperature compensated to reflect the shifts of the storage element populations on either side of the read parameter. According to another aspect, an erase process is presented that can take advantage the operating condition compensated sensing parameter. As the sensing parameter is no longer fixed at a value corresponding to 0 volts, instead shifting according to operating conditions, a sufficient margin is provided for the various erase verify levels even at lowered operating voltages.

REFERENCES:
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5694356 (1997-12-01), Wong et al.
patent: 5870334 (1999-02-01), Hemink et al.
patent: 5949714 (1999-09-01), Hemink et al.
patent: 5969985 (1999-10-01), Tanaka et al.
patent: 6044013 (2000-03-01), Tanaka et al.
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6088559 (2000-07-01), Costanza et al.
patent: 6134140 (2000-10-01), Tanaka et al.
patent: 6208560 (2001-03-01), Tanaka et al.
patent: 6282117 (2001-08-01), Tanaka et al.
patent: 6363010 (2002-03-01), Tanaka et al.
patent: 6373746 (2002-04-01), Takeuchi et al.
patent: 6434055 (2002-08-01), Tanaka et al.
patent: 6542407 (2003-04-01), Chen et al.
patent: 6545909 (2003-04-01), Tanaka et al.
patent: 6549464 (2003-04-01), Tanaka et al.
patent: 6560152 (2003-05-01), Cernea
patent: 6798698 (2004-09-01), Tanaka et al.
patent: 7057969 (2006-06-01), Chow et al.
patent: 7139465 (2006-11-01), Gongwer et al.
patent: 7190622 (2007-03-01), Roohparvar
patent: 2002/0101778 (2002-08-01), Khan
patent: 2005/0013169 (2005-01-01), Tanaka et al.
International Search Report mailed Aug. 16, 2004.
EPO, “Office Action,” mailed in related European Application No. 04 759 345.4 on Jul. 2, 2007, 3 pages.
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration for International Application No. PCT/US2004/010991 dated Aug. 16, 2004, 11 pages.

Affiliated with

Also associated with

Rating

Read and erase verify methods and circuits suitable for low... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Read and erase verify methods and circuits suitable for low..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Read and erase verify methods and circuits suitable for low... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3929454