Patent
1982-11-03
1985-04-23
Edlow, Martin H.
357 15, 357 41, 357 86, H01L 2702
Patent
active
045133093
ABSTRACT:
A complementary metal oxide semiconductor (CMOS) circuit is described incorporating Schottky barrier diodes in parallel with the source or drain of either the P or N channel transistors to reduce the minority current injected into the body at times the source or drain of either the N or P channel transistors are forward biased. The Schottky diode may be fabricated by making enlarged openings exposing both the body (substrate) and drain or source region and by using a metallization which may form an ohmic contact with the drain or source region and at the same time for a Schottky diode with the substrate. By incorporating Schottky barrier diodes parallel to the drain or source the P and N-type transistors are not current limited by the barrier height of only a Schottky diode acting as the source and at the same time minority current is not injected into the substrate or body at times the drain or source is forward biased. An input and output protection network is also described incorporating Schottky diodes.
REFERENCES:
patent: 4152717 (1979-05-01), Saton
patent: 4300152 (1981-11-01), Lepselter
patent: 4327368 (1982-04-01), Uchida
Edlow Martin H.
Sutcliff W. G.
Westinghouse Electric Corp.
LandOfFree
Prevention of latch-up in CMOS integrated circuits using Schottk does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Prevention of latch-up in CMOS integrated circuits using Schottk, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Prevention of latch-up in CMOS integrated circuits using Schottk will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-39280