Component interconnect with self-clocking data

Details Component interconnect with self-clocking data Component interconnect with self-clocking data

2007-10-30

2007-10-30

Pham, Brenda (Department: 2616)

Multiplex communications

Channel assignment techniques

Polling

C370S454000

Reexamination Certificate

active

10651868

ABSTRACT:
A communication signal for transmitting a sequence of tokens over an interconnection having three wires in which each of the three wire transmits a signal corresponding to one bit of a 3-bit symbol. The tokens are determined by the transitions between the symbols. In one embodiment, RF emission is minimized and self-clocking is achieved by changing exactly one bit of a symbol at each transition. A receiver detects a transition in the signal on one of the three wires, identifies the transition from the previous and current 3-bit symbols and determines the information token associated with the transition.

REFERENCES:
patent: 4654655 (1987-03-01), Kowalski
patent: 5068849 (1991-11-01), Tanaka
patent: 5400340 (1995-03-01), Hillman et al.
patent: 5493570 (1996-02-01), Hillman et al.
patent: 5511166 (1996-04-01), Travaglio et al.
patent: 5615404 (1997-03-01), Knoll et al.
patent: 5694555 (1997-12-01), Morriss et al.

Affiliated with

Also associated with

Rating

Component interconnect with self-clocking data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Component interconnect with self-clocking data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Component interconnect with self-clocking data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3899273