Capacitance measurement method of micro structures of...

Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

11145964

ABSTRACT:
The present invention is a method of measuring capacitance of micro structures in an integrated circuit wherein the micro structure includes a first terminal and a second terminal separated by an insulator and at least a third terminal separated from the first terminal by an insulator. The method comprises applying biasing voltage to the second terminal and applying the same potential to the first and third terminals. An electrical characteristic between the first and second terminals are measured to determined the capacitance between the first and second terminals.

REFERENCES:
patent: 3753373 (1973-08-01), Brown
patent: 4473796 (1984-09-01), Nankivil
patent: 4498044 (1985-02-01), Horn
patent: 5365477 (1994-11-01), Cooper et al.
patent: 5416470 (1995-05-01), Tanaka et al.
patent: 5451806 (1995-09-01), Davies
patent: 5701101 (1997-12-01), Weinhardt et al.
patent: 5808516 (1998-09-01), Barber
patent: 5886529 (1999-03-01), Wakamatsu
patent: 5986456 (1999-11-01), Yamashita
patent: 6054867 (2000-04-01), Wakamatsu
patent: 6069485 (2000-05-01), Long et al.
patent: 6295630 (2001-09-01), Tamegaya
patent: 6437360 (2002-08-01), Cho et al.
patent: 6456105 (2002-09-01), Tao
patent: 3413849 (1985-08-01), None
patent: 4135991 (1992-12-01), None
patent: 61-014578 (1986-01-01), None
patent: 06180336 (1994-06-01), None
patent: 9-280806 (1997-10-01), None
An On-Chip Attofarad Interconnect Charge-Based Capacitance Measurement(CBCM Technique), J.C. Chen, B.W. McGaughy, D. Sylvester, C. Hu, Department of EECS, University of California Berkeley, 1996.
On-Chip Measurement of Interconnect Capacitances in a CMOS Process, A. Khalkhal and P. Nouet, Laboratoire d'Informatique, de Robotique et de Microelectronique de Montpellier (LIRMM), Proc. IEEE 1995 Int. Conference on Microelectronic Test Structures, vol. 8, Mar. 1995.
Efficient extraction of metal parasitic capacitances, G. J. Gaston and I.G. Daniels, GEC Plessey Semiconductors Ltd., Proc. IEEE 1995 Int. Conference on Microelectronic Test Structures, vol. 8, Mar. 1995.
Op-amp circuit measures diode-junction capacitance, by D. Monticelli and T. Frederiksen, Engineer's notebook, Electronics, Jul. 10, 1975.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Capacitance measurement method of micro structures of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Capacitance measurement method of micro structures of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitance measurement method of micro structures of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3891765

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.