Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2007-11-13
2007-11-13
Chen, Jack (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S435000
Reexamination Certificate
active
10722295
ABSTRACT:
A method of forming a trench in a semiconductor device includes forming a polish stop layer on a semiconductor substrate. The polish stop layer and the semiconductor substrate are then etched to form a trench. The semiconductor substrate is etched to a predetermined depth. Also, etching is performed such that ends of the polish stop layer adjacent to the trench are rounded. Next, an insulation layer that fills the trench is formed.
REFERENCES:
patent: 4528047 (1985-07-01), Beyer et al.
patent: 4680614 (1987-07-01), Beyer et al.
patent: 5801083 (1998-09-01), Yu et al.
patent: 6180490 (2001-01-01), Vassiliev et al.
patent: 6524931 (2003-02-01), Perera
patent: 6544871 (2003-04-01), Honeycutt
patent: 6884725 (2005-04-01), Moore et al.
patent: 6884733 (2005-04-01), Dakshina-Murthy et al.
patent: 6890859 (2005-05-01), Bamnolker et al.
Chen Jack
Dongbu Electronics Co. Ltd.
Fortney Andrew D.
LandOfFree
Method of forming trench in semiconductor device using... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming trench in semiconductor device using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming trench in semiconductor device using... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3884408