Reset-free delay-locked loop

Details Reset-free delay-locked loop Reset-free delay-locked loop

2007-11-20

2007-11-20

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S156000

Reexamination Certificate

active

11353790

ABSTRACT:
A delay locked loop (DLL) includes a delay unit configured to delay an input clock signal by a specified amount to produce a delayed clock signal. A phase detector receives as input the input clock signal and the delayed clock signal and outputs a signal proportional to the phase difference between the input clock signal and the delayed clock signal to provide a control voltage for adjusting the delay to the specified amount. A pulse swallower removes a pulse from the input clock signal or from the delayed clock signal to reverse the direction of the control signal.

REFERENCES:
patent: 4503536 (1985-03-01), Panzer
patent: 4539602 (1985-09-01), Okano
patent: 4542354 (1985-09-01), Robinton et al.
patent: 4805192 (1989-02-01), Confalonieri et al.
patent: 4974184 (1990-11-01), Avra
patent: 5072195 (1991-12-01), Graham et al.
patent: 5202978 (1993-04-01), Nozuyama
patent: 5223755 (1993-06-01), Richley
patent: 5329252 (1994-07-01), Major
patent: 5561660 (1996-10-01), Kotowski et al.
patent: 5572099 (1996-11-01), Carobolante
patent: 5663665 (1997-09-01), Wang et al.
patent: 5721547 (1998-02-01), Longo
patent: 5854575 (1998-12-01), Fiedler et al.
patent: 5936900 (1999-08-01), Hii et al.
patent: 5994934 (1999-11-01), Yoshimura et al.
patent: 6239634 (2001-05-01), McDonagh
patent: 6437616 (2002-08-01), Antone et al.
patent: 6633190 (2003-10-01), Alvandpour et al.
patent: 6822484 (2004-11-01), Boerstler
patent: 2003/0076142 (2003-04-01), Ko
Lee, T.H., et al., “A 155-MHz Clock Recovery Delay- and Phase-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1736-1746.
Co, R.S., et al., “Optimization of Phase-Locked Loop Performance in Data Recovery Systems,” IEEE Journal of Solid-State Circuits, vol. 29, No. 9, Sep. 1994, pp. 1022-1034.
Maneatis, J.G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.

Affiliated with

Also associated with

Rating

Reset-free delay-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reset-free delay-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reset-free delay-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3878812