Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2007-06-19
2007-06-19
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S458000, C438S459000, C438S933000, C257SE21211
Reexamination Certificate
active
11145482
ABSTRACT:
A method of forming a structure that includes a removed layer taken from a donor wafer donor wafer that includes a first layer of Si1-xGexand a second layer of Si1-yGey. The method includes implanting atomic species into the donor wafer to form a zone of weakness in the first layer; bonding the donor wafer to a receiver wafer; detaching the second layer and a portion of the first layer from the donor wafer by supplying energy sufficient to cause cleavage and form an intermediate structure thereof conducting a rapid thermal anneal of the intermediate structure at a temperature of about 1000° C. or more for less than 5 minutes; and removing by selective etching any remaining portions of the first layer of the intermediate structure to provide a semiconductor structure that has the second layer on the receiving wafer.
REFERENCES:
patent: 5461243 (1995-10-01), Ek et al.
patent: 5882987 (1999-03-01), Sirikrishnan
patent: 6059895 (2000-05-01), Chi et al.
patent: 6100166 (2000-08-01), Sakahuchi et al.
patent: 6297147 (2001-10-01), Yang et al.
patent: 6352942 (2002-03-01), Laun et al.
patent: 6524935 (2003-02-01), Canaperi et al.
patent: 6573126 (2003-06-01), Cheng et al.
patent: 6613678 (2003-09-01), Sakaguchi et al.
patent: 6703144 (2004-03-01), Fitzgerald
patent: 6953736 (2005-10-01), Ghyselen et al.
patent: 7008857 (2006-03-01), Ghyselen et al.
patent: 7018910 (2006-03-01), Ghyselen et al.
patent: 7081399 (2006-07-01), Maleville et al.
patent: 2002/0061631 (2002-05-01), Miyabayashi et al.
patent: 2002/0072130 (2002-06-01), Cheng et al.
patent: 2002/0146892 (2002-10-01), Notsu et al.
patent: 2002/0168864 (2002-11-01), Cheng et al.
patent: 2003/0013305 (2003-01-01), Suggii et al.
patent: 2004/0053477 (2004-03-01), Ghyselen et al.
patent: 2004/0060900 (2004-04-01), Waldhaurer et al.
patent: 2004/0151483 (2004-08-01), Neyret et al.
patent: 2004/0195656 (2004-10-01), Ghyselen et al.
patent: 2005/0167002 (2005-08-01), Ghyselen et al.
patent: 2005/0170611 (2005-08-01), Ghyselen et al.
patent: 2005/0191825 (2005-09-01), Ghyselen et al.
patent: 2005/0196937 (2005-09-01), Daval et al.
patent: 2005/0245049 (2005-11-01), Akatsu et al.
patent: 2006/0014363 (2006-01-01), Daval et al.
patent: 2006/0088979 (2006-04-01), Aulnette et al.
patent: 2006/0223283 (2006-10-01), Maleville et al.
patent: 1 248 294 (2002-10-01), None
patent: 2797174 (2001-02-01), None
patent: 2797713 (2001-02-01), None
patent: 2858462 (2005-02-01), None
patent: WO 99/53539 (1999-10-01), None
patent: WO/0243153 (2002-05-01), None
patent: WO 03/103026 (2003-12-01), None
patent: WO 2004/079801 (2004-09-01), None
T. Tezuka et al., XP001109835, High-Performance Strained Si-on-Insulator MOSFETs by Novel Fabrication Processes Ultilizing Ge-Condensation Technique, Symposium On VLSI Tech., Digest of Technical Papers, Honolulu, NY:IEEE US, pp. 96-97 (2002).
S. Mantl et al., “Strain relaxation of epitaxial SiGe layers on Si(100) improved by hydrogen implantation” Nuclear Instruments and Methods in Physics Research, vol. 147, No. 1-4, pp. 29-34 (1999).
B. Hollander et al., “Strain relaxation of pseudomorphic Si1-xGe JSi(100) heterostructures after hydrogen of helium ion implantation for virtual substrate fabrication”, Nuclear Instruments and Methods in Physics Research B 175-177 (2001) 357-367 (2001).
Friedrich Schaffler, “High-mobility Si and Ge Structures”, Semicond. Sci. Technol., vol. 12, pp. 1515-1548 (1997).
Q. Y. Tong et al “Extracts of Semi-conductor on wafer bonding”, Science and Technology, Interscience Technology, Wiley Interscience publication, Johnson Wiley & Sons, Inc.
J.P. Collinge, :“Silicon-on-insulator technology”, Materials to VLSI, 2nd Edition, Kluwer Academic Publisher, pp. 50-51.
M. Grihlionr et al., “Diffusion of Ge in Si1-x/Gex/Si single quantum wells in inert and oxidizing ambients”, Journal of Applied Physics, vol. 88, No. 3, (2000).
Lindsay, Jr. Walter
Roman Angel
S.O.I.Tec Silicon on Insulator Technologies
Winston & Strawn LLP
LandOfFree
Treatment of a removed layer of silicon-germanium does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Treatment of a removed layer of silicon-germanium, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Treatment of a removed layer of silicon-germanium will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3847549