Memory device reduced power consumption in power down mode

Details Memory device reduced power consumption in power down mode Memory device reduced power consumption in power down mode

2007-02-27

2007-02-27

Elms, Richard T. (Department: 2824)

Static information storage and retrieval

Powering

Data preservation

C365S227000, C365S228000

Reexamination Certificate

active

11109615

ABSTRACT:
A memory device capable of reducing power consumption when the operation mode is a deep power down mode, includes an external power source voltage line through which an external power source voltage is supplied; an internal voltage line through which an internal voltage generated in an internal voltage generator is supplied; a ground voltage line through which a ground voltage is supplied; and an internal circuit selectively connected to one of the external power source voltage line, the internal voltage line and the ground line according to the operation modes of the memory device, to use one of the external power source voltage, the internal voltage and the ground voltage as a power source based on the selective connection of the lines.

REFERENCES:
patent: 6845054 (2005-01-01), Lovett et al.
patent: 6931479 (2005-08-01), Choi
patent: 6992946 (2006-01-01), Ooishi

Affiliated with

Also associated with

Rating

Memory device reduced power consumption in power down mode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory device reduced power consumption in power down mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory device reduced power consumption in power down mode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3847291