Partition of non-volatile memory array to reduce bit line...

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S230030, C365S207000

Reexamination Certificate

active

11078173

ABSTRACT:
The present invention that partitions a memory array in N segments by switchably partitioning the bit lines in the array. In the exemplary embodiment, a top set of sense amps control the even bit lines and a bottom set of sense amps control the odd bit lines. The segmentation transistors turn on or off depending on the selected word line location in the array. Since bit line capacitance is mainly from the metal bit line to bit line coupling to their immediate neighbors, the bit line neighbors in the partitioned array are floating in some segments of the bit lines. The overall bit line capacitance is significantly reduced with a negligible increase in die size, resulting in reduced sensing times and enhanced read and write performance.

REFERENCES:
patent: 4658377 (1987-04-01), McElroy
patent: 5023837 (1991-06-01), Schreck et al.
patent: 5313432 (1994-05-01), Lin et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5449633 (1995-09-01), Bergemont
patent: 5677867 (1997-10-01), Hazani
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5892724 (1999-04-01), Hasegawa et al.
patent: 5943284 (1999-08-01), Mizuno et al.
patent: 6091633 (2000-07-01), Cernea et al.
patent: 6169697 (2001-01-01), Shin
patent: 6262914 (2001-07-01), Smayling et al.
patent: 6284585 (2001-09-01), Camerlenghi et al.
patent: 6335874 (2002-01-01), Eitan
patent: 6442099 (2002-08-01), Kant et al.
patent: 6465818 (2002-10-01), Kato
patent: 6507515 (2003-01-01), Taniguchi
patent: 6532172 (2003-03-01), Harari et al.
patent: 6552932 (2003-04-01), Cernea
patent: 6621733 (2003-09-01), Chiu
patent: 7046542 (2006-05-01), Shuto
patent: 2003/0109093 (2003-06-01), Harari et al.
patent: 2003/0156454 (2003-08-01), Wei et al.
patent: 2004/0213045 (2004-10-01), Nakai
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration for International Application No. PCT/US2006/008410, for SanDisk Corporation mailed Jun. 13, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Partition of non-volatile memory array to reduce bit line... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Partition of non-volatile memory array to reduce bit line..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partition of non-volatile memory array to reduce bit line... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3846212

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.