Nonvolatile semiconductor memory device

Details Nonvolatile semiconductor memory device Nonvolatile semiconductor memory device

2007-12-18

2007-12-18

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185290

Reexamination Certificate

active

11737154

ABSTRACT:
A NAND cell unit includes memory cells which are connected in series. An erase operation is effected on all memory cells. Then, a soft-program voltage, which is opposite in polarity to the erase voltage applied in an erase operation, is applied to all memory cells, thereby setting all memory cells out of an over-erased state. Thereafter, a program voltage of 20V is applied to the control gate of a selected memory cell, 0V is applied to the control gates of the two memory cells provided adjacent to the selected memory cell, and 11V is applied to the control gates of the remaining memory cells. Data is thereby programmed into the selected memory cell. The time for which the program voltage is applied to the selected memory cell is adjusted in accordance with the data to be programmed into the selected memory cell. Hence, data “0” can be correctly programmed into the selected memory cell, multi-value data can be read from any selected memory cell at high speed.

REFERENCES:
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5576992 (1996-11-01), Mehrad
patent: 5627784 (1997-05-01), Roohparvar
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5673223 (1997-09-01), Park
patent: 5805501 (1998-09-01), Shiau et al.
patent: 5818764 (1998-10-01), Yiu et al.
patent: 5870334 (1999-02-01), Hemink et al.
patent: 5909392 (1999-06-01), Chang et al.
patent: 5917767 (1999-06-01), Ohta
patent: 60-182162 (1985-09-01), None
patent: 03-130995 (1991-06-01), None
patent: 05-182482 (1993-07-01), None
patent: 05-314783 (1993-11-01), None
patent: 05-334885 (1993-12-01), None
patent: 06-028875 (1994-02-01), None
patent: 06-124595 (1994-05-01), None
patent: 06-290591 (1994-10-01), None
patent: 6-291332 (1994-10-01), None
patent: 07-169286 (1995-07-01), None
patent: 7-282593 (1995-10-01), None
patent: 08-007584 (1996-01-01), None
patent: 08-045284 (1996-02-01), None
patent: 08-063982 (1996-03-01), None
patent: 08-102198 (1996-04-01), None
patent: 08-106793 (1996-04-01), None
patent: 08-273382 (1996-10-01), None
patent: 9-007383 (1997-01-01), None
patent: 10-241386 (1998-09-01), None
JP Office Action mailed Jan. 9, 2007, JP Appln. 2003-178556.
JP Office Action mailed Jun. 27, 2006, JP Appln. 2003-178556.
Tae-Sung et al., “A 3.3V 128 Mb Mlti-Level NAND Flash Memory for Mass Storage Applications”; IISSC Digest of Technical Papers; Feb. 1996; pp. 32-33.
Tae-Sung Jung et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE J. Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
U.S. Appl. No. 08/527,725 (now abandoned), filed Sep. 13, 1995.

Affiliated with

Also associated with

Rating

Nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3832104