Pulse-on-edge circuit

Details Pulse-on-edge circuit Pulse-on-edge circuit

2007-01-30

2007-01-30

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Rectangular or pulse waveform width control

C327S291000

Reexamination Certificate

active

11095238

ABSTRACT:
A pulse on edge circuit includes a first pull up transistor having its gate terminal coupled to a delayed control signal and a second pull up transistor having its gate terminal coupled to an inverted delayed control signal. A first and second pull down transistors are coupled in series between the first pull up transistor and a low voltage bias, wherein the gates of the first and second pull down transistors are coupled to the delayed control signal and inverted control signal, respectively. A third and fourth pull down transistors are coupled in series between the second pull up transistor and the low voltage bias. The gates of the third and fourth pull down transistors are coupled to a control signal and the inverted delayed control signal, respectively.

REFERENCES:
patent: 6060931 (2000-05-01), Stahl
patent: 6320437 (2001-11-01), Ma

Affiliated with

Also associated with

Rating

Pulse-on-edge circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pulse-on-edge circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pulse-on-edge circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3823222