Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Reexamination Certificate
2007-02-27
2007-02-27
Tra, Quan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
C327S333000
Reexamination Certificate
active
11169862
ABSTRACT:
A high speed output buffer including an input circuit providing first and second signals within a first voltage range having a first common mode voltage, an AC interface receiving the first and second signals and providing first and second preliminary drive signals, a detection and correction circuit that corrects a state of the first preliminary drive signal AC coupled to the first signal, first and second drive circuits receiving the preliminary drive signals and providing first and second drive signals, where the first drive circuit operates within a second voltage range having a greater common mode voltage and where the second drive circuit operates within a third voltage range, and an output that switches an output node within a voltage range that is greater than a maximum voltage range. The first, second and third voltage ranges are each within the maximum voltage range suitable for thin-gate devices.
REFERENCES:
patent: 5113097 (1992-05-01), Lee
patent: 5440258 (1995-08-01), Galbi et al.
patent: 5450357 (1995-09-01), Coffman
patent: 5650742 (1997-07-01), Hirano
patent: 5698993 (1997-12-01), Chow
patent: 5796313 (1998-08-01), Eitan
patent: 5808480 (1998-09-01), Morris
patent: 6242962 (2001-06-01), Nakamura
patent: 6400206 (2002-06-01), Kim et al.
patent: 6414534 (2002-07-01), Wang et al.
patent: 6456110 (2002-09-01), Elamanchili et al.
patent: 6483366 (2002-11-01), Ho
patent: 6489828 (2002-12-01), Wang et al.
patent: 6556061 (2003-04-01), Chen et al.
patent: 6586974 (2003-07-01), Humphrey et al.
patent: 6672769 (2004-01-01), Toda et al.
patent: 6696860 (2004-02-01), Lim et al.
patent: 6696878 (2004-02-01), Haskin
patent: 6774696 (2004-08-01), Clark et al.
patent: 6803801 (2004-10-01), Randazzo et al.
patent: 6819159 (2004-11-01), Lencioni
patent: 6903588 (2005-06-01), Vorenkamp
patent: 2001/0011917 (2001-08-01), Kim et al.
patent: 2001/0043092 (2001-11-01), McDaniel
patent: 2002/0080651 (2002-06-01), Tanzawa et al.
patent: 2002/0084802 (2002-07-01), Elamanchili et al.
patent: 2002/0190776 (2002-12-01), Wang et al.
patent: 2003/0107425 (2003-06-01), Yushan
patent: 2003/0173994 (2003-09-01), Lai et al.
patent: 2004/0217798 (2004-11-01), Lencioni
patent: 2005/0012537 (2005-01-01), Lee
patent: 2005/0040852 (2005-02-01), Mentze et al.
patent: 2005/0040854 (2005-02-01), Mentze et al.
patent: 0 817 385 (1998-01-01), None
patent: 0817 387 (1998-01-01), None
patent: 0880 230 (1998-11-01), None
patent: 0 884 849 (1998-12-01), None
patent: 0 886 379 (1998-12-01), None
patent: 2002290230 (2004-10-01), None
A high-voltage output driver in a standard 2.5 V 0.25 um CMOS technology; Serneels, B.; Piessens, T.; Stepert, M. Dehaene, W.; Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, Feb. 15-19, 2004 pp. 146-518 vol. 1.
High-voltage-tolerant I/O buffers with low-voltage CMOS process; Singh, G.P.; Salem, R.B.' Solid-State Circuits, IEEE Journal of, vol. 34, Issue: 11, Nov. 1999 pp. 1512-1525.
An 8-Gb/s Capacitively Coupled Receiver With High Common-Mode Rejection for Uncoded Data; Maillard, X.; Kuijk, M.; Solid-State Circuits, IEEE Journal of , vol. 39, Issue: 11, Nov. 2004 pp. 1909-1915.
A low voltage to high voltage level shifter circuit for MEMS application; Pan, D.; Li, H.W.; Wilamowski, B.M.; University/Government/Industry Microelectronics Sumposium, 2003.. Proceedings of the 15th Biennial, Jun. 30-Jul. 2003 pp. 128-131.
Low power CMOS level shifters by bootstrapping technique; Tan, S.C.; Sun, X.W.; Electronics Letters, vol. 38, Issue: 16, Aug. 1, 2002; pp. 876-878.
Level shifters for high-speed 1V to 303 V interfaces in a 0.13 pm Cu-interconnection/low-k CMOS technology; Wen-Tai Wang; Ming-Dou Ker; Mi-Chang; Chung-Hui Chen; VLSI Technology, Systems, and Application, 2001. Proceedings of Technical Papers. 2001 International Suymposium on, Apr. 18-20, 2001 pp. 307-310.
A low voltage to high voltage level shifter in a low voltage, 0.25/spl mu/m PD DOI process; Mentze, E.J.; Buck, K.M.; Hess, H.L.; Cox, D.; Mojarradi, M.; VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium on, Feb. 19-20, 2004 pp. 218-221.
A CMOS PLL Using Current-Adjustable Charge-Pump and On-Chip Loop Filter with Initialization Circuit Zhao-Hui, Ren Jonuan, Zhang Qianling, ASIC and System State Key Lab, Fudan University, 200433, P.R. China pp. 728-731.
Greaves Carlos A.
Nissen Jim P.
Sanchez Hector
Tang Xinghai
Freescale Semiconductor Inc.
Stanford Gary R.
Tra Quan
LandOfFree
High speed output buffer with AC-coupled level shift and DC... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed output buffer with AC-coupled level shift and DC..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed output buffer with AC-coupled level shift and DC... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3808194