Semiconductor substrate, semiconductor device, and method of...

Details Semiconductor substrate, semiconductor device, and method of... Semiconductor substrate, semiconductor device, and method of...

2007-01-16

2007-01-16

Sarkar, Asok K. (Department: 2891)

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

C257S500000, C257S478000, C257S497000, C257SE29193, C438S479000, C438S500000, C438S478000

Reexamination Certificate

active

10857881

ABSTRACT:
A semiconductor device includes a porous layer, a structure which is formed on the porous layer and has a semiconductor region whose height of the sectional shape is larger than the width, and a strain inducing region which strains the structure by applying stress to it.

REFERENCES:
patent: 4982263 (1991-01-01), Spratt et al.
patent: 5685946 (1997-11-01), Fathauer et al.
patent: 5970361 (1999-10-01), Kumomi et al.
patent: 6106613 (2000-08-01), Sato et al.
patent: 6143628 (2000-11-01), Sato et al.
patent: 6143629 (2000-11-01), Sato
patent: 6156624 (2000-12-01), Yamagata et al.
patent: 6171982 (2001-01-01), Sato
patent: 6190937 (2001-02-01), Nakagawa et al.
patent: 6211038 (2001-04-01), Nakagawa et al.
patent: 6221738 (2001-04-01), Sakaguchi et al.
patent: 6258698 (2001-07-01), Iwasaki et al.
patent: 6306729 (2001-10-01), Sakaguchi et al.
patent: 6331208 (2001-12-01), Nishida et al.
patent: 6335269 (2002-01-01), Sato
patent: 6342433 (2002-01-01), Ohmi et al.
patent: 6375738 (2002-04-01), Sato
patent: 6382292 (2002-05-01), Ohmi et al.
patent: 6391743 (2002-05-01), Iwane et al.
patent: 6407367 (2002-06-01), Ito et al.
patent: 6413874 (2002-07-01), Sato
patent: 6429095 (2002-08-01), Sakaguchi et al.
patent: 6452091 (2002-09-01), Nakagawa et al.
patent: 6475323 (2002-11-01), Ohmi et al.
patent: 6506665 (2003-01-01), Sato
patent: 6566235 (2003-05-01), Nishida et al.
patent: 6569748 (2003-05-01), Sakaguchi et al.
patent: 6593211 (2003-07-01), Sato
patent: 6597039 (2003-07-01), Ohmi et al.
patent: 6613678 (2003-09-01), Sakaguchi et al.
patent: 6639327 (2003-10-01), Momoi et al.
patent: 6664169 (2003-12-01), Iwasaki et al.
patent: 6677183 (2004-01-01), Sakaguchi et al.
patent: 2002/0100941 (2002-08-01), Yonehara et al.
patent: 2002/0102758 (2002-08-01), Yonehara et al.
patent: 2002/0146892 (2002-10-01), Notsu et al.
patent: 2004/0055894 (2004-03-01), Iwasaki et al.
patent: 2004/0082149 (2004-04-01), Sakaguchi et al.
patent: 2000-286418 (2000-10-01), None
D. Bellet, “Elastic properties of porous silicon”, May 1997, L. Canham, ed., Properties of Porous Silicon, INSPEC, The Institution of Electrical Engineers, pp. 127-131.
“Two High-Performance Transistor Techniques Developed in Front Line of Semiconductor Field,” http://www.mitsubishielectric.co.jp
ews/2002/1217-b.html, Dec. 17, 2002.
D. Hisamoto, et al. “A Folded-Channel MOSFET for Deep-Sub-Tenth Micron Era,” IEDM Tech. Dig., 1998, pp. 1032-1034.

Affiliated with

Also associated with

Rating

Semiconductor substrate, semiconductor device, and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor substrate, semiconductor device, and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor substrate, semiconductor device, and method of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3798896