Compactor independent fault diagnosis

Details Compactor independent fault diagnosis Compactor independent fault diagnosis

2007-07-03

2007-07-03

Barlow, John (Department: 2863)

Data processing: measuring, calibrating, or testing

Measurement system

Performance or efficiency evaluation

C714S729000

Reexamination Certificate

active

10925230

ABSTRACT:
Methods, apparatus, and systems for performing fault diagnosis are disclosed herein. In certain disclosed embodiments, methods for diagnosing faults from compressed test responses are provided. For example, in one exemplary embodiment, a circuit description of an at least partially scan-based circuit-under-test and a compactor for compacting test responses captured in the circuit-under-test is received. A transformation function performed by the compactor to the test responses captured in the circuit-under-test is determined. A diagnostic procedure for evaluating uncompressed test responses is modified into a modified diagnostic procedure that incorporates the transformation function therein. Computer-readable media comprising computer-executable instructions for causing a computer to perform any of the disclosed methods are also provided. Likewise, computer-readable media comprising lists of fault candidates identified by any of the disclosed methods or circuit descriptions created or modified by the disclosed methods are provided.

REFERENCES:
patent: 5475694 (1995-12-01), Ivanov et al.
patent: 5515384 (1996-05-01), Horton et al.
patent: 5831992 (1998-11-01), Wu
patent: 5930270 (1999-07-01), Forlenza et al.
patent: 5991898 (1999-11-01), Rajski et al.
patent: 6158033 (2000-12-01), Wagner et al.
patent: 6199184 (2001-03-01), Sim
patent: 6205559 (2001-03-01), Sakaguchi
patent: 6256759 (2001-07-01), Bhawmik et al.
patent: 6363506 (2002-03-01), Karri et al.
patent: 6442723 (2002-08-01), Koprowski et al.
patent: 6463561 (2002-10-01), Bhawmik et al.
patent: 6516432 (2003-02-01), Motika et al.
patent: 6557129 (2003-04-01), Rajski et al.
patent: 6557132 (2003-04-01), Gangl et al.
patent: 6671839 (2003-12-01), Cote et al.
patent: 6684358 (2004-01-01), Rajski et al.
patent: 6694466 (2004-02-01), Tsai et al.
patent: 6728901 (2004-04-01), Rajski et al.
patent: 6763488 (2004-07-01), Whetsel
patent: 6829740 (2004-12-01), Rajski et al.
patent: 6954888 (2005-10-01), Rajski et al.
patent: 7032148 (2006-04-01), Wang et al.
patent: 2004/0190331 (2004-09-01), Ross et al.
patent: 2005/0055613 (2005-03-01), Mitra et al.
Ivanov et al., Programmable BIST Space Compactors, Dec. 1996, IEEE Transactions on Computers, vol. 45, No. 12, pp. 1393-1404.
Venkataraman et al., A Deductive Technique for Diagnosis of Bridging Faults, 1997 IEEE, pp. 562-567.
Bhattacharya et al., Synthesis of Single-Output Space Compactors for Scan-Based Sequential Circuits, Oct. 2002, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 10, pp. 1171-1179.
Chakrabarty et al., Space Compaction of Test Responses Using Orthogonal Transmission Functions, Oct. 2003, IEEE Transactions on Instrumentation and Measurement, vol. 52, No. 5, pp. 1353-1362.
Cheng et al., Diagnosis for Wiring Interconnects, 1990 IEEE, pp. 565-571.
Tsuji et al., Selecting Programmable Space Compactors for BIST Using Genetic Algorithm, 1994 IEEE, pp. 233-241.
Devgan et al., Block-Based Static Timing Analysis With Uncertainty, ICCAD 2003, pp. 607-614.
Ivanov et al., Programmable BIST Space Compactors, Dec. 1996, IEEE Transactions on Computers, vol. 45, No. 12, pp. 1393-1404.
Bardell et al.,Built-In Test for VLSI: Pseudorandom Techniques, John Wiley & Sons, Inc., Chapter 5, pp. 109-144 (1987).
Aldrich et al., “Improving Test Quality and Reducing Escapes,”Fabless Forum, 2 pp. (2003).
Barnhart et al., “Extending OPMISR beyond 10x Scan Test Efficienc,”IEEE Design&Test of Computers, pp. 65-73 (2002).
Benware et al., “Impact of Multiple-Detect Test Patterns on Product Quality,”ITC International Test Conference, pp. 1031-1040 (2003).
Boppana et al., “Multiple Error Diagnosis Based on Xlists,”Design Automation Conference Proc. 36th, pp. 660-665 (1999).
Chan et al., “A Study of Faulty Signatures Using a Matrix Formulation,”International Test Conference, pp. 553-561 (1990).
Cox et al., “Method of Fault Analysis for Test Generation and Fault Diagnosis,”IEEE Trans. on CAD, vol. 7, No. 7 pp. 813-833 (1988).
Huang et al., “ErrorTracer: A Fault Simulation-Based Approach to Design Erorr Diagnosis,”International Test Conference, pp. 974-981 (1997).
Ivanov et al., “Programmable BIST Space Compactors,”IEEE Trans. on Computers, vol. 45, No. 12, pp. 1393-1404 (1996).
Lin et al., “High-Frequency, At-Speed Scan Testing,”IEEE Design and Test of Computers, vol. 20, Issue 5, pp. 17-25 (2003).
Mitra et al., “X-Compact An Efficient Response Compaction Technique for Test Cost Reduction,”ITC International Test Conference, pp. 311-320 (2002).
Poehl et al., “Industrial Experience with Adoption of EDT for Low-Cost Test without Concessions,”ITC International Test Conference, pp. 1211-1220 (2003).
Pomeranz et al., “On Correction of Multiple Design Errors,”IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 14, No. 2, pp. 255-264 (1995).
Pouya et al., “Synthesis of Zero-Aliasing Elementary-Tree Space Compactors,”Proc. of IEEE VLSI Test Symposium, pp. 70-77 (1998).
Rajski et al., “Embedded Deterministic Test for Low Cost Manufacturing Test,”ITC International Test Conference, pp. 301-310 (2002).
Rajski et al., “Convolutional Compaction of Test Responses,”ITC International Test Conference, pp. 745-754 (2003).
Richman et al., “The Modern Fault Dictionary,”International Test Conference, pp. 696-702 (1985).
Takahashi et al., “Enhancing Multiple Fault Diagnosis in Combinational Circuits Based on Sensitized Paths and EB Testing,”The Fourth Asian Test Symposium, pp. 58-64 (1995).
Venkataraman et al., “A Deductive Technique for Diagnosis of Bridging Faults,”Proc. IEEE ICCAD, pp. 562-567 (1997).
Veneris et al., “A Fast Algorithm for Locating and Correcting Simple Design Errors in VLSI Digital Circuits,”Proc. of Great Lake Symposium on VLSI Design, pp. 45-50 (1997).
Wang, “On Methods to Improve Test Generation Efficiency and Test Response Compaction,” Ph.D. Thesis, University of Iowa, 138 pp. (2003).
Akers et al., “Why is less information from logic simulation more useful in fault simulation,”International Test Conference, pp. 786-800 (1990).
Balachandran et al., “Correlation of Logic Failures to a Suspect Process Step,”International Test Conference, pp. 458-466 (1999).
Bartenstein et al., “Diagnosing Combinational Logic Designs using the Single Location At-A-Time (SLAT) Paradigm,”International Test Conference, pp. 287-296 (2001).
Ghosh-Dastidar et al., “Fault Diagnosis in Scan Based BIST Using Both Time and Space Information,”International Test Conference, (1999).
Ghosh-Dastidar et al., “A Rapid and Scalable Diagnosis Scheme for BIST Environments with a Large Number of Scan Chains,”Proceedings of the VLSI Test Symposium, (2000).
Guo et al., “A Technique for Fault Diagnosis of Defects in Scan Chains,”International Test Conference, pp. 268-277 (2001).
Kapur et al., “Directed-Binary Search in Logic BIST Diagnostics,”Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2002.
Koenemann et al., “Built in Logic Block Observation Techniques,”International Test Conference, (1979).
McAnney et al., “There is Information in Faulty Signatures,”International Test Conference, (1987).
Rajski et al., “Diagnosis of Scan Cells in BIST Environment,”IEEE Transactions on Computers, vol. 48, No. 7, Jul. 1999.
Savir et al., “Identification of Failing Tests with Cycling Registers,”International Test Conference, pp. 322-328 (1988).
Stroud, “Automated BIST for Sequential Logic Synthesis,”IEEE Design and Test of Computers, (1988).
Wohl et al., “Effective Diagnostics Through Interval Unloads in a BIST Environment,”Proceedings of the Design Automation Conference, (2002).
Wu et al., “Scan Based

Affiliated with

Also associated with

Rating

Compactor independent fault diagnosis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Compactor independent fault diagnosis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compactor independent fault diagnosis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3785978