Method for operating a flash memory device

Details Method for operating a flash memory device Method for operating a flash memory device

2007-01-02

2007-01-02

Phung, Anh (Department: 2824)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185290, C365S218000

Reexamination Certificate

active

11081085

ABSTRACT:
An error correction code is applied and an erasing procedure is passed as accomplished, if a maximum number of single bit failures in compliance with a criterion of the error correction code is not exceeded.

REFERENCES:
patent: 5369615 (1994-11-01), Harari et al.
patent: 5615154 (1997-03-01), Yamada
patent: 5768192 (1998-06-01), Eitan
patent: 5841721 (1998-11-01), Kwon et al.
patent: 5920502 (1999-07-01), Noda et al.
patent: 5991206 (1999-11-01), Shin
patent: 6011725 (2000-01-01), Eitan
patent: 6046939 (2000-04-01), Noda et al.
patent: 6331951 (2001-12-01), Bautista, Jr. et al.
patent: 2004/0255225 (2004-12-01), Takai
patent: 2005/0041515 (2005-02-01), Futatsuyama et al.

Affiliated with

Also associated with

Rating

Method for operating a flash memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for operating a flash memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for operating a flash memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3780275