Electrical computers and digital processing systems: processing – Instruction fetching
Reexamination Certificate
2007-04-03
2007-04-03
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction fetching
C712S228000
Reexamination Certificate
active
10846070
ABSTRACT:
A simple instruction set processor preferably utilizes six primary components: a fetch unit, and instruction and address register, a controller/decoder, an arithmetic logic unit, an address multiplexer, and a storage multiplexer. The processor utilizes a data stream containing within it the address for a subsequent instruction to be executed by the processor, thereby avoiding the need for registers of the type utilized in prior art processors. As a result, the processor utilizes a minimal number of registers to perform its operations. The processor utilizes an instruction set in which every instruction contains a JUMP to the next instruction. By utilizing JUMPs in every instruction and providing the address to which the processor is to JUMP, there is no need for address counters and register pointers. Also, extremely fast state changes are facilitated the contents of only one register identifying a next address must be saved or restored. By eliminating data registers, data streams of any width may be supported by suitably utilizing a plurality of processor connected in parallel. The elimination of multiple registers enables the processor to more easily be embedded within memory arrays themselves. The processor preferably utilizes six primary components: a fetch unit, and instruction and address register, a controller/decoder, an arithmetic logic unit, an address multiplexer, and a storage multiplexer.
REFERENCES:
patent: 4371931 (1983-02-01), Catiller et al.
patent: 4498135 (1985-02-01), Caudel
patent: 4680701 (1987-07-01), Cochran
patent: 5008807 (1991-04-01), Krueger et al.
patent: 5121498 (1992-06-01), Gilbert et al.
patent: 5206940 (1993-04-01), Murakami et al.
patent: 5487146 (1996-01-01), Guttag et al.
patent: 5574883 (1996-11-01), Freeman
patent: 5659690 (1997-08-01), Stuber et al.
patent: 5748806 (1998-05-01), Gates
patent: 5864707 (1999-01-01), Tran et al.
patent: 5940857 (1999-08-01), Nakanishi et al.
patent: 5968139 (1999-10-01), Klein
patent: 6006310 (1999-12-01), Klein
patent: 6014734 (2000-01-01), Tran et al.
patent: 6078985 (2000-06-01), Lakhani et al.
patent: 6079006 (2000-06-01), Pickett
patent: 6088787 (2000-07-01), Predko
patent: 6108719 (2000-08-01), Klein
patent: 6134609 (2000-10-01), Klein
patent: 6175891 (2001-01-01), Norman et al.
patent: 6212630 (2001-04-01), Takayama et al.
patent: 6240508 (2001-05-01), Brown, III et al.
patent: 6253277 (2001-06-01), Lakhani et al.
patent: 6269436 (2001-07-01), Tran et al.
patent: 6330667 (2001-12-01), Klein
patent: 6378047 (2002-04-01), Meyer
patent: 6393507 (2002-05-01), Klein
patent: 6401186 (2002-06-01), Blodgett
patent: 6405280 (2002-06-01), Ryan
patent: 6449709 (2002-09-01), Gates
patent: 6507885 (2003-01-01), Lakhani et al.
patent: 6738895 (2004-05-01), Klein
Miller, Edward F.,A Multiple-Stream Registerless Shared-Resource Processor, IEEE Transactions on Computers, vol. C-23, No. 3, Mar. 1974, pp. 277-285.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
LandOfFree
Method and system for substantially registerless processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for substantially registerless processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for substantially registerless processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3775149