Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-03-27
2007-03-27
Tran, Andrew Q. (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185200, C365S185300, C365S185290
Reexamination Certificate
active
11400993
ABSTRACT:
A memory device verify system determines a state of memory cells in a memory. The memory includes a memory array having a plurality of memory cells coupled to bit lines. A verify circuit is coupled to the bit lines to determine if memory cells have a erase level that is within predetermined upper and lower limits. The verify circuit can include first and second comparators. In one embodiment, the first comparator is used to compare a bit line current with an upper first reference current. The second comparator is used to compare a bit line current with a lower second reference current. The comparator circuit is not limited to reference currents, but can use reference voltages to compare to a bit line voltage. The verify circuit, therefore, eliminates the need for separate bit line leakage testing to identify over-erased memory cells.
REFERENCES:
patent: 5142495 (1992-08-01), Canepa
patent: 5579262 (1996-11-01), Song
patent: 5629892 (1997-05-01), Tang
patent: 5642311 (1997-06-01), Cleveland et al.
patent: 5646891 (1997-07-01), Okamoto
patent: 5675537 (1997-10-01), Bill et al.
patent: 5835414 (1998-11-01), Hung et al.
patent: 5898618 (1999-04-01), Lakkapragada et al.
patent: 5995417 (1999-11-01), Chen et al.
patent: 6009014 (1999-12-01), Hollmer et al.
patent: 6081452 (2000-06-01), Ohta
patent: 6163484 (2000-12-01), Uekubo
patent: 6172914 (2001-01-01), Haddad et al.
patent: 6219280 (2001-04-01), Naganawa
patent: 6288944 (2001-09-01), Kawamura
patent: 6469931 (2002-10-01), Ban et al.
patent: 6570790 (2003-05-01), Harari
patent: 6594178 (2003-07-01), Choi et al.
patent: 2003/0048664 (2003-03-01), Chevallier
Tseng et al., “An Enhanced Erase Mechanism in Flash Memory and Its Implication on Endurance Reliability”, Reliability Physics Symposium Proceedings, 2003, 41st Annual, 2003 IEEE International Mar. 30-Apr. 4, 2003, pp. 513-517.
Taub et al., “A 90nm 512Mb 166Mhz Multilevel Cell Flash Memory with 1.5MByte/s Programming”, IEEE International Solid-State Circuits Conference, Feb. 6-10, 2005, pp. 54-55, 584.
Sikora et al., “Technologies and Reliability of Modern Embedded Flash Cells”, Microelectronics Reliability, 2006, pp. 1-26.
Leffert Jay & Polglaze PA
Micro)n Technology, Inc.
Tran Andrew Q.
LandOfFree
Non-volatile memory with erase verify circuit having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Non-volatile memory with erase verify circuit having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory with erase verify circuit having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3746665