Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2007-07-31
2007-07-31
Smith, Zandra V. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S756000
Reexamination Certificate
active
11346985
ABSTRACT:
The invention includes a method of forming semiconductor circuitry wherein a first semiconductor structure comprising a first monocrystalline semiconductor substrate is bonded to a second semiconductor structure comprising a second monocrystalline semiconductor substrate. The first semiconductor substrate has a semiconductive material projection extending therefrom, and the second semiconductor substrate has an electrically conductive interconnect extending therethrough. The interconnect electrically connects with the semiconductive material projection, and comprises a different dopant type than the semiconductor material projection. The invention also includes a method of bonding a first monocrystalline semiconductor substrate construction to a second monocrystalline semiconductor substrate construction, wherein the first construction is doped to a first dopant type, and the second construction is doped to a second dopant type different from the first dopant type. The invention further includes methods of forming semiconductor logic circuitry, and includes semiconductor constructions, such as, for example, semiconductor logic circuitry constructions.
REFERENCES:
patent: 5006913 (1991-04-01), Sugahara et al.
patent: 5334861 (1994-08-01), Pfiester et al.
patent: 5374581 (1994-12-01), Ichikawa et al.
patent: 5612552 (1997-03-01), Owens
patent: 5834341 (1998-11-01), Chen
patent: 5953622 (1999-09-01), Lee et al.
patent: 5966620 (1999-10-01), Sakaguchi et al.
patent: 6034894 (2000-03-01), Maruyama et al.
patent: 6172381 (2001-01-01), Gardner et al.
patent: 6187624 (2001-02-01), Huang
patent: 6245661 (2001-06-01), Matsumoto et al.
patent: 6251754 (2001-06-01), Ohshima et al.
patent: 6255160 (2001-07-01), Huang
patent: 6259118 (2001-07-01), Kadosh et al.
patent: 6329265 (2001-12-01), Miyawaki et al.
patent: 6358828 (2002-03-01), Kadosh
patent: 6369446 (2002-04-01), Tanaka
patent: 6423992 (2002-07-01), Fukuda et al.
patent: 6429070 (2002-08-01), Gonzalez et al.
patent: 6429484 (2002-08-01), Yu
patent: 6437369 (2002-08-01), Tang
patent: 6462817 (2002-10-01), Strocchia-Rivera
patent: 6617632 (2003-09-01), Taniguchi et al.
patent: 6635552 (2003-10-01), Gonzalez
patent: 6638781 (2003-10-01), Hirakata et al.
patent: 6638834 (2003-10-01), Gonzalez
patent: 6645846 (2003-11-01), Drynan et al.
patent: 6700211 (2004-03-01), Gonzalez et al.
patent: 6734062 (2004-05-01), Gonzalez et al.
patent: 6740583 (2004-05-01), Juengling
patent: 6882010 (2005-04-01), Bhattacharyya
patent: 2004/0144979 (2004-07-01), Bhattaacharyya
patent: 0 056 186 (1982-07-01), None
Au Bac H.
Micro)n Technology, Inc.
Smith Zandra V.
Wells St. John P.S.
LandOfFree
Semiconductor circuitry constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor circuitry constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor circuitry constructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3744142