Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2007-01-09
2007-01-09
Williams, Howard L. (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S120000
Reexamination Certificate
active
11219417
ABSTRACT:
An apparatus uses a “self-organizing” method to eliminate or at least partially compensate for undesired or unexpected threshold errors encountered in analog-to-digital conversions. The self-organizing feature results in a relatively good, such as an optimal, spacing of a plurality of comparator thresholds even in the presence of relatively large comparator offsets, reference offsets, or other system offsets. Advantageously, the self-organizing techniques can be used without a special starting point for the thresholds. The self-organizing techniques can be used applied to at least portions of any analog-to-digital converter ADC that uses comparators, such as flash ADCs, pipeline ADCs, and sub-ranging ADCs.
REFERENCES:
patent: 4884075 (1989-11-01), Mangelsdorf
patent: 5420587 (1995-05-01), Michel
patent: 5451952 (1995-09-01), Yamazaki et al.
patent: 5696508 (1997-12-01), Gross, Jr. et al.
patent: 5990814 (1999-11-01), Croman et al.
patent: 6252454 (2001-06-01), Thompson et al.
patent: 6373423 (2002-04-01), Knudsen
patent: 6778110 (2004-08-01), Jansson
patent: 2004/0169597 (2004-09-01), Mulder et al.
patent: 2005/0128118 (2005-06-01), Devendorf et al.
patent: 2005/0168370 (2005-08-01), Mokhtari et al.
Sugawara, M. et al., A 2.5 V 100 MS/s 8 bit ADC using Pre-Linearization Input Buffer and Level Up DAC/Subtractor, 1998 Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 11-13, 1998, pp. 170-173.
Brian P. Brandt and Joseph Lutsky, “A 75-mW, 10-b, 20-MSPS CMOS Subranging ADC with 9.5 Effective Bits at Nyquist,” IEEE Journal of Solid-State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1788-1795.
Michael P. Flynn, Conor Donovan, Linda Sattler, “Digital Calibration Incorporating Redundancy of Flash ADCs,” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 50, No. 5, May 2003, pp. 205-213.
Lalitkumar Y. Nathawad, Ryohei Urata, Bruce A. Wooley, and David A. B. Miller, “A 40-GHz-Bandwidth, 4-Bit, Time-Interleaved A/D Converter Using Photoconductive Sampling,” IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2021-2030.
Walt Kester, AN-215A Application Note: Designer's Guide to Flash-ADC Testing, Part 1 Flash ADCs Provide the Basis for High Speed Conversion, Reprinted from EDN—Jan. 4, 1990, Analog Devices [online]. Retrieved from the Internet: <URL: http://www.analog.com/UploadedFiles/Application—Notes/38148515862956AN215A.pdf>, pp. 3-71 to 3-78.
Walt Kester, AN-215B Application Note: Designer's Guide to Flash-ADC Testing, Part 2 DSP Test Techniques Keep Flash ADCs In Check, Reprinted from EDN—Jan. 18, 1990, Analog Devices [online]. Retrieved from the Internet: <URL: http://www.analog.com/UploadedFiles/Application—Notes/39107601403760AN215B.pdf>, pp. 3-79 to 3-84.
Walt Kester, AN-215C Application Note: Designers's Guide to Flash-ADC Testing, Part 3 Measure Flash-ADC Performance for Trouble-Free Operation, Reprinted from EDN—Feb. 1, 1990, Analog Devices [online]. Retrieved from the Internet: <URL: http://www.analog.com/UploadedFiles/Application—Notes/39221842023480AN215C.pdf>, pp. 3-85 to 3-93.
Knobbe Martens Olson & Bear LLP
PMC-Sierra Inc.
Williams Howard L.
LandOfFree
Systems and methods for a self-organizing analog-to-digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Systems and methods for a self-organizing analog-to-digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for a self-organizing analog-to-digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3741576