Multiplex communications – Data flow congestion prevention or control – Control of data admission to the network
Reexamination Certificate
2006-12-19
2006-12-19
Patel, Ajit (Department: 2664)
Multiplex communications
Data flow congestion prevention or control
Control of data admission to the network
C370S413000
Reexamination Certificate
active
07151744
ABSTRACT:
The present invention provides a multi-service queuing method and apparatus that provides exhaustive arbitration, load balancing, and support for rapid port failover. Routers and switches according to the present invention can instantaneously direct the flow of traffic to another port should there be a failure on a link, efficiently handle multicast traffic and provide multiple service classes. The fabric interface interfaces the switch fabric with the ingress and egress functions provided at a network node and provides virtual input and output queuing with backpressure feedback, redundancy for high availability applications, and packet segmentation and reassembly into variable length cells. The user configures fixed and variable-length cells. Virtual input and output queues are coupled to a switch fabric. Statistics regarding the virtual input and output queues are collected and packet queuing for the virtual input and output queues is controlled using the collected statistic to provide congestion control for the virtual input and output queues and the switch fabric.
REFERENCES:
patent: 5231633 (1993-07-01), Hluchyj et al.
patent: 5231663 (1993-07-01), Earl et al.
patent: 5260935 (1993-11-01), Turner
patent: 5268900 (1993-12-01), Hluchyj et al.
patent: 5455825 (1995-10-01), Lauer et al.
patent: 5570360 (1996-10-01), Klausmeier et al.
patent: 5579312 (1996-11-01), Regache
patent: 5629936 (1997-05-01), Lee et al.
patent: 5689500 (1997-11-01), Chiussi et al.
patent: 5781531 (1998-07-01), Charny
patent: 5864540 (1999-01-01), Bonomi et al.
patent: 5870396 (1999-02-01), Abu-Amara et al.
patent: 5870629 (1999-02-01), Borden et al.
patent: 5923656 (1999-07-01), Duan et al.
patent: 6018527 (2000-01-01), Yin et al.
patent: 6021116 (2000-02-01), Chiussi et al.
patent: 6052375 (2000-04-01), Bass et al.
patent: 6067298 (2000-05-01), Shinohara
patent: 6072800 (2000-06-01), Lee
patent: 6108305 (2000-08-01), Charny et al.
patent: 6118761 (2000-09-01), Kalkunte et al.
patent: 6130878 (2000-10-01), Charny
patent: 6141355 (2000-10-01), Palmer et al.
patent: 6192406 (2001-02-01), Ma et al.
patent: 6320864 (2001-11-01), Hebb et al.
patent: 6721271 (2004-04-01), Beshai et al.
patent: 2001/0004362 (2001-06-01), Kamiya
patent: 2001/0033552 (2001-10-01), Barrack et al.
patent: 2002/0080780 (2002-06-01), McCormick et al.
patent: 2002/0141427 (2002-10-01), McAlpine
patent: 2003/0021230 (2003-01-01), Kuo et al.
“Asynchronous Transfer Mode (ATM),” http://iwander.vlsi.uiuc.edu/abr/atmintro.html, printed Apr. 26, 2001, pp. 1-5.
“Introduction to ABR,” http://iwander.vlsi.uiuc.edu/abr/abrintro.html, printed Apr. 26, 2001, pp. 1-4.
“The Virtual Output Queue,” http://iwander.vlsi.uiuc.edu/abr/virtqueue.html, printed Apr. 26, 2001, pp. 1-7.
“Simulation Results,” http://iwander.vlsi.uiuc.edu/abr/simulation—results.html, printed Apr. 26, 2001, pp. 1-4.
“ABR Architecture And Simulation For an Input-Buffered And Per-VC Queued ATM Switch,”Bossardt et al., Dept. of Electrical and Computer Engineering, Univ. of IL, Feb. 1998.
“Reinventing The Switch Fabric Architecture,” Communication System Design, http://www.csdmag.com/story/OEG20010521S0113, Jun. 1, 2001.
William Wong, “Network Processors Take The High Road . . . And The Low Road,” Electronic Design, Jul. 10, 2000, http://www.planetee.com/planetee/servlet/Display/Document?ArticleID=6798, Retrieved Jun. 15, 2001, 3 pgs.
“Network Processors Take The High Road . . . And The Low Road,” Electronic Design, Jul. 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6799, Retrieved Jun. 15, 2001, 2 pgs.
“Network Processors Take The High Road . . . And The Low Road,” Electronic Design—Jul. 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6800, Retrieved Mar. 7, 2002, 3 pgs.
“Network Processors Take The High Road . . . And The Low Road,” Electronic Design, Jul. 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6802, Retrieved Jun. 15, 2001, 1 pg.
“Network Processors Take The High Road . . . And The Low Road,” Electronic Design, Jul. 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6804, Retrieved Jun. 15, 2001, 1 pg.
“Network Processors Take The High Road . . . And The Low Road,” Electronic Design, Jul. 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6806, Retrieved Jun. 15, 2001, 1 pg.
“Network Processors Take The High Road . . . And The Low Road,” Electronic Design, Jul. 10, 2000, http://www.planetee.com/planetee/servlet/DisplayDocument?ArticleID=6808, Retrieved Jun. 15, 2001, 1 pg.
“C-5™ Digital Communications Processor,” C-PORT, A Motorola Company, Product Brief, Date Unknown, 8 pgs.
“Products,” Applications, C-PORT, A Motorola Company, http://www.cportcorp.com/products/applications.htm, Retrieved Jan. 23, 2001, 3 pgs.
David Husak, “Network Processors: A Definition and Comparison,” C-PORT, A Motorola Company, May 3, 2000, 8 pgs.
Husak et al., “Network Processor Programming Models: The Key to Achieving Faster Time-to-Market and Extending Product Life,” C-PORT, A Motorola Company, May 4, 2000, 8 pgs.
Davidson Scott A.
Sarkinen Scott A.
Patel Ajit
Patterson Thuente Skaar & Christensen P.A.
Shah Chirag
SLT Logic LLC
LandOfFree
Multi-service queuing method and apparatus that provides... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-service queuing method and apparatus that provides..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-service queuing method and apparatus that provides... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3715655