Memory system for video decoding system

Details Memory system for video decoding system Memory system for video decoding system

2006-02-28

2006-02-28

Le, Uyen (Department: 2163)

Data processing: database and file management or data structures

Database design

Data structure types

C711S003000, C711S173000, C712S212000

Reexamination Certificate

active

07007031

ABSTRACT:
System and method of data unit management in a decoding system employing a decoding pipeline. Each incoming data unit is assigned a memory element and is stored in the assigned memory element. Each decoding module gets the data to be operated on, as well as the control data, for a given data unit from the assigned memory element. Each decoding module, after performing its decoding operations on the data unit, deposits the newly processed data back into the same memory element. In one embodiment, the assigned memory locations comprise a header portion for holding the control data corresponding to the data unit and a data portion for holding the substantive data of the data unit. The header information is written to the header portion of the assigned memory element once and accessed by the various decoding modules throughout the decoding pipeline as needed. The data portion of memory is used/shared by multiple decoding modules.

REFERENCES:
patent: 5329318 (1994-07-01), Keith
patent: 5428460 (1995-06-01), Kabeya et al.
patent: 5594660 (1997-01-01), Sung et al.
patent: 5649029 (1997-07-01), Galbi
patent: 5809270 (1998-09-01), Robbins
patent: 6246720 (2001-06-01), Kutner et al.
patent: 6253293 (2001-06-01), Rao et al.
patent: 6404817 (2002-06-01), Saha et al.
patent: 6538656 (2003-03-01), Cheung et al.
patent: 6574273 (2003-06-01), Luna et al.
patent: 2001/0039636 (2001-11-01), Hammons et al.
U.S. Appl. No. 09/437,208 entitled “Graphics Display System”, filed Nov. 9, 1999, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/641,374 entitled “Video, Audio And Graphics Decode, Composite And Display System”, filed Aug. 18, 2000, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/641,936 entitled “Video And Graphics System With An MPEG Video Decoder For Concurrent Multi-Row Decoding”, filed Aug. 18, 2000, Inventor: Ramanujan K. Valmiki et al.
U.S. Appl. No. 09/643,223 entitled “Video And Graphics System With MPEG Specific Data Transfer Commands”, filed Aug. 18, 2000, Inventor: Ramanujan K. Valmiki et al.
U.S. Appl. No. 09/640,670 entitled “Video And Graphics System With Video Scaling”, filed Aug. 18, 2000, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/641,930 entitled “Video And Graphics System With A Video Transport Processor”, filed Aug. 18, 2000, Inventor: Ramanujan K. Valmiki et al.
U.S. Appl. No. 09/641,935 entitled “Video And Graphics System With Parallel Processing Of Graphics Windows”, filed Aug. 18, 2000, Inventor: Alexander G. MacInnis et al.
U.S. Appl. No. 09/642,510 entitled “Video And Graphics System With A Single-Port RAM”, filed Aug. 18, 2000, Inventor: Xiaodong Xie.
U.S. Appl. No. 09/642,458 entitled “Video And Graphics System With An Integrated System Bridge Controller”, Inventor: Alexander G. MacInnis et al.
Lee et al: “Data Flow Processor for Multi-Standard Video Codec”, Custom Integrated Circuits Conference, 1994, Proceedings of the IEEE 1994 San Diego, CA, USA May 1-4, 1994, New York, NY, USA, IEEE, May 1, 1994, pp 103-106, XP010129914, ISBN: 0-7803-1886-2.

Affiliated with

Also associated with

Rating

Memory system for video decoding system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system for video decoding system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system for video decoding system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3712158