Decimal multiplication using digit recoding

Details Decimal multiplication using digit recoding Decimal multiplication using digit recoding

2006-11-14

2006-11-14

Mai, Tan V. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07136893

ABSTRACT:
A system and methodology for decimal multiplication in a microprocessor comprising: a recoder configured to recode decimal digits of a first operand to a corresponding set of {−5 to +5}. The recoder also configured to recode decimal digits of a second operand to a corresponding set of {−5 to +5}. The system also includes a multiplier array of digit multipliers, each digit multiplier configured to generate a partial product of a selected digit of a recoded first operand and a recoded second operand; and an adder array of digit adders, each adder configured to generate a sum of the partial products, wherein a least significant digit of the sum is shifted to a results register, and each adder includes carry feedback.

REFERENCES:
patent: 3300627 (1967-01-01), Arden
patent: 3366780 (1968-01-01), Lee et al.
patent: 4390961 (1983-06-01), Negi et al.
patent: 4484300 (1984-11-01), Negi et al.
patent: 4745569 (1988-05-01), Yamaoka et al.
patent: 5262976 (1993-11-01), Young et al.
patent: 5379245 (1995-01-01), Ueda
patent: 5684731 (1997-11-01), Davis
patent: 6035318 (2000-03-01), Abdallah et al.
IBM Tech Dis. Bull., Jul. 1973, vol. No. 16, Issue No. 2, pp. 680-682, Pub. Date Jul. 1, 1973, “Decimal Multiplier for Small Systems”.
“Packed Decimal Multiply Algorithm”: Inventor: Hoffman, RL Schardt, TL: Pubname: TDB 10-75 pp. 1562-1563; Disclosure No. RO8750134: Oct. 1975.
“High Performance Two Cycle Loop Decimal Multiply Algorithm”; Inventors: Angiulli, JM Chang, DC Hornick, JC Nohilly, WJ Zajac, MW: Pubname: TDB 09-81 pp. 1845-1849; Disclosure No. PO8800209: Sep. 1981.
IBM Info Gate; “Improved Table Assisted Addition and Multiplication Methods”; Inventor: Wingert, JA; Pubname: TDB 02-83 pp. 4742-4743; Disclosure No. CT8800050; Feb. 1983.
IBM Info Gate; “High Speed Binary and Decimal Multiply”; Inventor: Singh, S. Weinberger, A; Pubname: TDB 05-76 pp. 4105-4106; Disclosure No. PO8750129; May 1976.
“Decimal Adder with Signed Digit Arithmetic”; Antenin Svoboda; Ieee Transactions on Computers, vol. C-18, No. 3, pp. 212-215, Mar. 1969.
“A Signed Binary Multiplication Technique”; Inventor: Andrew D. Booth; Oxford University Press; Q.J. Mech. Appl. Math 4:236-240, pp. 100-104, 1951.

Affiliated with

Also associated with

Rating

Decimal multiplication using digit recoding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decimal multiplication using digit recoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decimal multiplication using digit recoding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3697928