Simulation of a PCI device's memory-mapped I/O registers

Details Simulation of a PCI device's memory-mapped I/O registers Simulation of a PCI device's memory-mapped I/O registers

2006-12-26

2006-12-26

Ferris, Fred (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Computer or peripheral device

C703S013000, C703S014000, C703S017000, C703S020000, C703S023000, C703S024000, C710S008000, C710S022000

Reexamination Certificate

active

07155379

ABSTRACT:
A component, system and method for simulation of a PCI device's memory-mapped I/O register(s) are provided. The PCI simulation component has an initialization component, a configuration space simulator and a memory-mapped I/O space simulator. The initialization component can claim an amount of memory by modifying the amount of memory that an operating system has available to it. The initialization component further identifies to the operating system that at least some of the claimed memory resides on a PCI bus. The configuration space simulator causes the operating system to accept that the simulated PCI device is present in the system. The memory-mapped I/O space simulator simulates device and can comprise can comprise a thread that monitors the simulated memory-mapped I/O registers for a change in order to simulate behavior of the simulated PCI device. Additionally and/or alternatively, the memory-mapped I/O space simulator can comprise a thread that changes at least one of the simulated memory mapped I/O registers in order to simulate behavior of the simulated PCI device.

REFERENCES:
patent: 6026230 (2000-02-01), Lin et al.
patent: 6182242 (2001-01-01), Brogan et al.
patent: 6279122 (2001-08-01), Hitchcock et al.
patent: 6324609 (2001-11-01), Davis et al.
patent: 6336152 (2002-01-01), Richman et al.
patent: 6374340 (2002-04-01), Lanus et al.
patent: 6418485 (2002-07-01), Cooper et al.
patent: 6442514 (2002-08-01), Le
patent: 6484227 (2002-11-01), Mergard et al.
patent: 6484281 (2002-11-01), Wang et al.
patent: 6499074 (2002-12-01), Mehta et al.
patent: 6629157 (2003-09-01), Falardeau et al.
patent: 6748461 (2004-06-01), Oshins et al.
patent: 6810442 (2004-10-01), Lin et al.
patent: 6820219 (2004-11-01), Huang et al.
patent: 6980944 (2005-12-01), Oshins et al.
patent: 2003/0149962 (2003-08-01), Willis et al.
“PCISIM A Simulation Tool for PCI Bus Based Systems”, R. Sharp, User's Manual, Dec. 1999.
“An Integrated Approach to PCI Subsystem Verification in SOC's”, D. Duxstad, EETimes, 2000.
“PCI Device Compliance Testing Using a Mixed C-Verilog Environment”, D. Duxstad et al.
“A Design Modleing and Simulation Methodology for PCI-X Subsystems”, M. Cases et al, IEEE 0-7803-6450-3/00, 2000 IEEE.
PCI-SIG, PCI Local Bus Specification Revision 3.0, Aug. 12, 2002, 1-344, PCI-SIG, Portland, OR.
Yan Shoumeng, et al.; “A Simulation Framework for Device Driver Development”; Northwestern Polytechnical University; Dec. 2002; 4 Pages.

Affiliated with

Also associated with

Rating

Simulation of a PCI device's memory-mapped I/O registers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Simulation of a PCI device's memory-mapped I/O registers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Simulation of a PCI device's memory-mapped I/O registers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3692875