Semiconductor integrated circuit device

Details Semiconductor integrated circuit device Semiconductor integrated circuit device

2006-08-01

2006-08-01

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S293000, C327S564000

Reexamination Certificate

active

07084690

ABSTRACT:
In integrated circuit (IC) devices, skew concerns between the clock pulses supplied to different latches hinder high speed operation. An IC device therefor includes a first clock processor means to generate a third clock pulse in response to first and second clock pulses with identical phase and frequency, a second clock processor means to generate a fifth clock pulse in response the third clock pulse and a fourth clock pulse with identical phase and frequency, and first and second latch groups each including a plurality of latches, in which the second clock pulse is generated via a buffer or divider from the third clock pulse, a fourth clock pulse is generated via a buffer or divider from the fifth clock pulse, and the third and fifth clock pulses are supplied to the first and second latch groups via a buffer, respectively.

REFERENCES:
patent: 4612510 (1986-09-01), Lawton
patent: 4783791 (1988-11-01), Yoshino
patent: 4825300 (1989-04-01), Omori
patent: 5093750 (1992-03-01), Park et al.
patent: 5142377 (1992-08-01), Moriyama et al.
patent: 5239206 (1993-08-01), Yanai
patent: 5255257 (1993-10-01), Bryant et al.
patent: 5416861 (1995-05-01), Koh et al.
patent: 5422915 (1995-06-01), Byers et al.
patent: 5430397 (1995-07-01), Itoh et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5570045 (1996-10-01), Erdal et al.
patent: 5621692 (1997-04-01), Lin
patent: 5703537 (1997-12-01), Bland et al.
patent: 5751665 (1998-05-01), Tanoi
patent: 5923385 (1999-07-01), Mills et al.
patent: 6115443 (2000-09-01), Wu et al.
patent: 6118316 (2000-09-01), Tamamura et al.
patent: 6396323 (2002-05-01), Mizuno
patent: 6720815 (2004-04-01), Mizuno
patent: 03-101412 (1991-04-01), None
patent: 03-161815 (1991-07-01), None
patent: 05-159080 (1993-06-01), None
patent: 09-034584 (1997-02-01), None
patent: 09-251484 (1997-09-01), None
Yabe, T., “A Configurable DRAM Macro Design for 2112 Derivative Organizations to be Synthesized Using a Memory Generator”,1998 IEEE International Solid-State Circuits Conference,Digest of Technical Papers, TP5.1, pp. 72-73, USA.
Saeki, T., “The Direct Skew Detect Synchronous Mirror Delay(Direct SMD)for ASICs”, 1998 Custom Integrated Circuits Conference, pp. 511-514, USA.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3692466