Method and system for scheduling software pipelined loops

Details Method and system for scheduling software pipelined loops Method and system for scheduling software pipelined loops

2006-06-06

2006-06-06

Das, Chameli C. (Department: 2192)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S149000, C717S150000, C717S151000, C717S160000, C712S237000, C712S241000

Reexamination Certificate

active

07058938

ABSTRACT:
A method and a system for scheduling a software pipelined loop with indirect loads. The system may include a data structure in communication with a processor and a memory. The processor may determine a condition associated with a potential for saturation of the data structure. Accordingly, the processor may provide a number of instructions associated with the software pipelined loop from the memory to a queue of the data structure prior to processing of the instructions by the processor based on the condition associated with a potential for saturation of the data structure.

REFERENCES:
patent: 5652889 (1997-07-01), Sites
patent: 5694568 (1997-12-01), Harrison et al.
patent: 5721865 (1998-02-01), Shintani et al.
patent: 5742804 (1998-04-01), Yeh et al.
patent: 5889985 (1999-03-01), Babaian et al.
patent: 6061786 (2000-05-01), Witt
patent: 6077311 (2000-06-01), Lichtenstein et al.
patent: 6341370 (2002-01-01), Tirumalai et al.
patent: 6539541 (2003-03-01), Geva
patent: 6609249 (2003-08-01), Kunz et al.
patent: 6651247 (2003-11-01), Srinivasan
patent: 6751696 (2004-06-01), Farmwald et al.
patent: 6820173 (2004-11-01), Bittel et al.
patent: 6820250 (2004-11-01), Muthukumar et al.
patent: 6826677 (2004-11-01), Topham
patent: 6889319 (2005-05-01), Rodgers et al.
patent: 6892380 (2005-05-01), Granston et al.
TITLE: Instruction fetch unit for parallel execution of branch instructions, author: Gonzalez et al, ACM, 1989.
TITLE: Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors, author: Luk et al, IEEE, 1998.
TITLE: A Instruction Fetch Unit for A Graph Reduction Machine, author: Thakkar et al, IEEE, 1986.
TITLE: A Performance Study of Instruction Cache Prefetching Methods, author: Hsu et al, IEEE, 1998.

Affiliated with

Also associated with

Rating

Method and system for scheduling software pipelined loops does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for scheduling software pipelined loops, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for scheduling software pipelined loops will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3684975