Memory test apparatus

Details Memory test apparatus Memory test apparatus

1986-08-12

1988-11-29

Smith, Jerry

Excavating

371 27, 371 25, G06F 1126

Patent

active

047886846

ABSTRACT:
A memory test apparatus for testing a high-performance memory having two or more memory functions, including a pattern generator for generating an algorithmic pattern to be inputted to a first memory block of a memory under test having at least two memory blocks, an auxiliary pattern generator for storing an output from the algorithmic pattern generator and for outputting an expected value to a second memory block of the memory under test at a preset timing based on the stored output, a comparator for comparing outputs from the first and second memory blocks with expected values for the memory blocks, and a memory for storing an output from the comparator. Since the algorithmic pattern generator and the auxiliary pattern generator are included, the test apparatus has such an affect that even if the first and second memory blocks of the memory under test operate asynchronously, the data transfer function therebetween and the performance related to the operation timing can be tested, thus providing a highly precise memory test apparatus.

REFERENCES:
patent: 4380068 (1983-12-01), de Cauasnon
patent: 4414665 (1983-11-01), Kimura
patent: 4495603 (1985-01-01), Varshney
patent: 4627053 (1986-12-01), Yamaki

Affiliated with

Also associated with

Rating

Memory test apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory test apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory test apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-367998