Method of operating a data processing apparatus to compute corre

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364734, G06F 700, G06F 738

Patent

active

054208092

ABSTRACT:
A method of computing a mean squared error between a predetermined plural number of pairs of first and second values employs a data processing apparatus (71, 72, 73, 74) having data registers (200), an arithmetic logic unit (230), a flags register (211), a multiplication unit (220), a source of instructions and an instruction decoder (245, 246, 250). The arithmetic logic unit (230) forms a difference between pairs. A status detector determines whether the result is less than zero. The flags register (211) stores status bits indicating this detected status. The arithmetic logic unit (230) conditionally either adds the difference to zero if the status bit indicates the difference was not less than zero or subtracts the difference from zero if the status bit indicated the difference was less than zero. The multiplication unit (220) forms the square. The square is added to a running sum. In an alternative embodiment, the arithmetic logic unit can perform operations upon data in separate sections. The arithmetic logic unit makes plural simultaneous subtractions and forms plural status bits for corresponding sections. These plural status bits controls the absolute value function by conditional addition or subtraction of each section. The multiplication unit may also support multiplication byplural sections. The result is a single data word with plural products. The plural products are added to respective running sums using sections of the arithmetic logic unit. The final separate running sums are added to form the general sum.

REFERENCES:
patent: 3937940 (1976-02-01), Branthingham
patent: 4179746 (1979-12-01), Tubbs
patent: 4373191 (1983-02-01), Fette et al.
patent: 4422143 (1983-12-01), Guttag
patent: 4513440 (1985-04-01), Delman
patent: 4573136 (1986-02-01), Rossiter
patent: 4672567 (1987-06-01), Kelly et al.
patent: 4713786 (1987-12-01), Roskind
patent: 4789953 (1988-12-01), Gerrath
patent: 4817028 (1989-03-01), Masson et al.
patent: 4821225 (1989-04-01), Ando et al.
patent: 4849921 (1989-06-01), Yasumoto et al.
patent: 4872131 (1989-10-01), Kubota et al.
patent: 4924422 (1990-05-01), Vassiliadis et al.
patent: 5046179 (1991-09-01), Uomori et al.
patent: 5103419 (1992-04-01), Toyokura et al.
patent: 5177796 (1993-01-01), Feig et al.
patent: 5195052 (1993-03-01), Karim
patent: 5197140 (1993-03-01), Balmer
patent: 5212777 (1993-05-01), Gove et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
Microprocessor Report, Slater, Michael, "IIT Ships Programmable Video Processor," vol. 5, No. 20, Oct. 30, 1991, pp. 1, 6-7, 13.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of operating a data processing apparatus to compute corre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of operating a data processing apparatus to compute corre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of operating a data processing apparatus to compute corre will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-367694

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.