Static information storage and retrieval – Read only systems – Resistive
Reexamination Certificate
2006-10-31
2006-10-31
Tran, Michael (Department: 2827)
Static information storage and retrieval
Read only systems
Resistive
C365S185030
Reexamination Certificate
active
07130210
ABSTRACT:
Methods of programming a wordline of multi-level flash memory cells (MLB) having three or more data levels per bit corresponding to three or more threshold voltages are provided. The present invention employs an interactive program algorithm that programs the bits of the wordline of memory cells in two programming phases, comprising a rough programming phase and a fine programming phase to achieve highly compact Vt distributions. In one example, cell bit-pairs that are to be programmed to the same program pattern are selected along a wordline. Groups of sample bits are chosen for each wordline to represent each possible program level. The sample bits are then programmed to determine a corresponding drain voltage at which each sample group is first programmed. This fast-bit drain voltage (Fvd) for each program level essentially provides a wordline specific program characterization of the Vt required for the remaining bits of that wordline. In the rough programming phase, the bits of core cells are then programmed from a starting point that is relative to (e.g., slightly less than or equal to) the fast-bit Vd and according to a predetermined Vd and Vg profile of programming pulses. The bits of the complementary bit-pairs are alternately programmed in this way until the Vt of the bits attains a rough Vt level, which is offset lower than the final target threshold voltage level. Then in the second fine programming phase, the bits of the MLB cells of the wordline are further programmed with another predetermined Vd and Vg profile of programming pulses until the final target threshold voltage is achieved. The Vd and Vg profiles of programming pulses may further be tailored to accommodate the various bit-pair program pattern combinations possible. In this way, the bits of each wordline are fine-tune programmed to a data state to achieve a more precise Vt distribution, while compensating for the effects of complementary bit disturb.
REFERENCES:
patent: 6856551 (2005-02-01), Mokhlesi et al.
patent: 2005/0248989 (2005-11-01), Guterman et al.
patent: 2005/0286304 (2005-12-01), Krishnamachari et al.
Bathul Fatima
Hamilton Darlene
Horiike Masato
Eschweiler & Associates LLC
Spansion LLC
Tran Michael
LandOfFree
Multi-level ONO flash program algorithm for threshold width... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level ONO flash program algorithm for threshold width..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level ONO flash program algorithm for threshold width... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3666944