Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1998-05-20
2000-03-07
Hardy, David B.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257390, H07L 27108
Patent
active
060343842
ABSTRACT:
A semiconductor dynamic random access memory device includes plural memory cell arrays arranged in two columns, and the memory cell arrays of one column has memory cell sub-arrays and peripheral circuits such as sense amplifiers and sub-word line drivers arranged around the memory cell sub-arrays; the memory cells of the sub-arrays are arranged in a first pattern, and the peripheral circuits of adjacent sub-arrays are arranged in symmetry with respect to a line of symmetry perpendicular to the direction of the columns so as to increase a margin of alignment without sacrifice of simplicity of design work.
REFERENCES:
patent: 4668972 (1987-05-01), Sato et al.
patent: 5367187 (1994-11-01), Yuen
patent: 5422581 (1995-06-01), Mahant-Shetti et al.
patent: 5581202 (1996-12-01), Yano et al.
patent: 5591995 (1997-01-01), Shaw
patent: 5698873 (1997-12-01), Colwell et al.
Takanori Saeki et al., "A 2.5ns Clock Access 250MHz 256Mb SDRAM With a Synchronous Mirror Delay", IEEE International Solid-State Circuits Conference, 1996, pp. 374-375.
Hardy David B.
NEC Corporation
LandOfFree
Semiconductor memory device having memory cells similarly layout does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having memory cells similarly layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having memory cells similarly layout will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-365522