Nonvolatile memory cell and operating method

Details Nonvolatile memory cell and operating method Nonvolatile memory cell and operating method

2006-06-06

2006-06-06

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185290

Reexamination Certificate

active

07057938

ABSTRACT:
One embodiment of the present invention provides a system having a nonvolatile memory comprising a p type semiconductor substrate, an oxide layer over the p type semiconductor substrate, a nitride layer over the oxide layer, an additional oxide layer over the nitride layer, a gate over the additional oxide layer, two N+ junctions in the p type semiconductor layer, a source and drain respectively formed in the two N+ junctions, a first bit and a second bit in the nonvolatile memory, and accordingly at least two states of operation (i.e., erase and program) therefor. That is, one bit in the nonvolatile memory can either be in an erase state or program state. For erasing a bit, electrons are injected at the gate of the nonvolatile memory. For programming a bit, electric holes are injected or electrons are reduced for that bit. The present invention also provides a method for sensing and reading at least one bit in a nonvolatile memory comprising applying a bias voltage to the memory, detecting a threshold voltage or read current, comparing the threshold voltage with a reference voltage or comparing the read current with a reference current, and identifying the at least one bit as erased or programmed.

REFERENCES:
patent: 4004159 (1977-01-01), Rai et al.
patent: 5163022 (1992-11-01), Homma et al.
patent: 5396459 (1995-03-01), Arakawa
patent: 5659503 (1997-08-01), Sudo et al.
patent: 5768192 (1998-06-01), Eitan
patent: 5986942 (1999-11-01), Sugibayashi
patent: 6067251 (2000-05-01), Hirano
patent: 6091643 (2000-07-01), Kawakami
patent: 2002/0000606 (2002-01-01), Eitan
patent: 2002/0074594 (2002-06-01), Katayama et al.
patent: 2003/0235083 (2003-12-01), Swift et al.
patent: 1378944 (2004-01-01), None
Ben G. Streetman, “Solid State Electronic Devices”, Prentice Hall, Fourth Edition, 1995, pp. 61-63.
“Annex to the European Search Report” for European Patent Application No. EP 04023844 dated Apr. 8, 2005, 1 page.

Affiliated with

Also associated with

Rating

Nonvolatile memory cell and operating method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Nonvolatile memory cell and operating method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory cell and operating method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3652697