Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2006-02-07
2006-02-07
Vigushin, John B. (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S260000, C361S780000, C333S012000, C029S846000, C029S852000
Reexamination Certificate
active
06995322
ABSTRACT:
A circuitized substrate including a plurality of conductive and dielectric layers and also a plurality of conductive thru-holes therein for passing high speed signals, e.g., from one component to another mounted on the substrate. The substrate utilizes a signal routing pattern which uses the maximum length of each of the thru-holes wherever possible to thereby substantially eliminate signal loss (noise) due to thru-hole “stub” resonance. A multilayered circuitized substrate assembly using more than one circuitized substrate, an electrical assembly using a circuitized substrate and one or more electrical components, a method of making the circuitized substrate and an information handling system incorporating one or more circuitized substrate assemblies and attached components are also provided.
REFERENCES:
patent: 4902610 (1990-02-01), Shipley
patent: 5110664 (1992-05-01), Nakanishi et al.
patent: 5336855 (1994-08-01), Kahlert et al.
patent: 5418690 (1995-05-01), Conn et al.
patent: 5483101 (1996-01-01), Shimoto et al.
patent: 5638287 (1997-06-01), Appel
patent: 5754410 (1998-05-01), Bardsley et al.
patent: 5768109 (1998-06-01), Gulick et al.
patent: 5894517 (1999-04-01), Hutchison et al.
patent: 5912597 (1999-06-01), Inagawa et al.
patent: 5981869 (1999-11-01), Kroger
patent: 5995376 (1999-11-01), Schultz et al.
patent: 6023211 (2000-02-01), Somei
patent: 6075211 (2000-06-01), Tohya et al.
patent: 6075423 (2000-06-01), Saunders
patent: 6081430 (2000-06-01), La Rue
patent: 6084306 (2000-07-01), Yew et al.
patent: 6137064 (2000-10-01), Kiani et al.
patent: 6146202 (2000-11-01), Ramey et al.
patent: 6160718 (2000-12-01), Vakilian
patent: 6175506 (2001-01-01), Takeuchi
patent: 6184477 (2001-02-01), Tanahashi
patent: 6215372 (2001-04-01), Novak
patent: 6222740 (2001-04-01), Bovensiepen et al.
patent: 6246010 (2001-06-01), Zenner et al.
patent: 6268283 (2001-07-01), Huang
patent: 6288902 (2001-09-01), Kim et al.
patent: 6333857 (2001-12-01), Kanbe et al.
patent: 6353539 (2002-03-01), Horine et al.
patent: 6431914 (2002-08-01), Billman
patent: 6441313 (2002-08-01), Novak
patent: 6444922 (2002-09-01), Kwong
patent: 6495772 (2002-12-01), Anstrom et al.
patent: 6526519 (2003-02-01), Cuthbert
patent: 6541712 (2003-04-01), Gately et al.
patent: 6545876 (2003-04-01), Kwong et al.
patent: 6570271 (2003-05-01), Slupe et al.
patent: 6601125 (2003-07-01), Campbell
patent: 6608376 (2003-08-01), Liew et al.
patent: 6662250 (2003-12-01), Peterson
patent: 6681338 (2004-01-01), Kollipara
patent: 6720501 (2004-04-01), Henson
patent: 6754876 (2004-06-01), Sasaki et al.
patent: 6822876 (2004-11-01), Goergen
patent: 2002/0125967 (2002-09-01), Garrett et al.
patent: 2003/0151905 (2003-08-01), Gottlieb
patent: 2005/0029013 (2005-02-01), Lee
patent: 02129731 (1992-01-01), None
“Circuit-board design for 10-Gbit XFP optical modules”, by Williams et al, EDN Magazine, May 29, 2003.
Chan Benson
Lauffer John M.
Endicott Interconnect Technologies, Inc.
Fraley Lawrence R.
Hinman, Howard & Kattell LLP
Vigushin John B.
LandOfFree
High speed circuitized substrate with reduced thru-hole... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed circuitized substrate with reduced thru-hole..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed circuitized substrate with reduced thru-hole... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3640981