Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Power system
Reexamination Certificate
2006-03-14
2006-03-14
Frejd, Russell (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Power system
C703S002000, C716S030000, C307S082000, C363S065000
Reexamination Certificate
active
07013254
ABSTRACT:
A low-complexity, high accuracy model of a CPU power distribution system has been developed. The model includes models of multiple power converters that input to a board model. The board model then inputs to a package model. Finally, the package model inputs to a chip model. The model provides a high degree of accuracy with an acceptable simulation time.
REFERENCES:
patent: 5694344 (1997-12-01), Yip et al.
patent: 5737202 (1998-04-01), Shimamori
patent: 6385565 (2002-05-01), Anderson et al.
patent: WO 01/17111 (2001-03-01), None
Herrell et al (Modeling of Power Distribution Systems for High-Performance Microprocessors, IEEE, 1999).
Blaauw et al., D. On-Chip Inductance Modeling, Proceedings of the 10th Great Lakes Symposium on VLSI, Mar. 2000, pp. 75-80.
Michalka, T.L. Modeling the Power Rails in Leading Edge Microprocessor Packages, 48th IEEE Electronic Components and Technology Conference, May 1998,pp. 598-604.
Beker et al., B. Tradeoffs in Modeling the Response of Power Delivery Systems of High-Performance Microprocessors, IEEE Conference on Electrical Performance of Electronic Packaging, Oct. 2000, pp. 77-80.
IEEE Transactions on Advanced Packaging, Aug. 1999, vol. 22, No. 3, pp. 284-291: “Power Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology”, L.D. Smith, R. E. Anderson, D. W. Forehead, T. J. Pelc and T. Roy.
IEEE Transactions on Advanced Packaging, Aug. 1999, vol. 22, No. 3, pp. 240-248: “Modeling of Power Distribution Systems for High Performance Microprocessors”, Dennis J. Herrell and Benjamin Beker.
Dennis J. Herrell, et al.; “Modeling of Power Distribution Systems for High-Performance Microprocessors”; IEEE Transactions on Advanced Packaging; vol. 22, No. 3, Aug. 1999, pp. 240-248.
Wiren D. Beker, et al.; “Modeling, Simulation, and Measurement of Mid-Frequency Simultaneous Switching Noise in Computer Systems”; IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B; vol. 21, No. 2, May 1998; pp. 157-163.
Mondira Deb Pant, et al.; “On-Chip Decoupling Capacitor Optimization Using Architectural Level Current Signature Prediction”; 13th Annual IEEE International ASIC/SOC Conference; Sep. 13-16, 2000; pp. 288-292.
PCT International Search Report dated Mar. 28, 2002, 3 pgs.
Benjamin Beker, et al.; “Tradeoffs in Modeling the Response of Power Delivery Systems of High-Performance Microprocessors”; IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging, Scottsdale, AZ, Oct. 23-25, 2000; pp. 77-80.
Amick Brian W.
Gauthier Claude R.
Frejd Russell
Osha & Liang LLP
LandOfFree
Low-complexity, high accuracy model of a CPU power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low-complexity, high accuracy model of a CPU power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low-complexity, high accuracy model of a CPU power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3613769