Dynamic selection of lowest latency path in a network switch

Details Dynamic selection of lowest latency path in a network switch Dynamic selection of lowest latency path in a network switch

2006-05-09

2006-05-09

Nguyen, Steven (Department: 2665)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S428000, C370S230000

Reexamination Certificate

active

07042891

ABSTRACT:
A system and method for low latency switching of data packets in a network switch. A network switch may include multiple input ports, multiple output ports, and a shared random access memory coupled to the input ports and output ports by data transport logic. Under normal operation, the data transport logic stores packet data into the memory. Later, the packet data is read from the memory and output to a destination output port. To reduce latency when the switch is not congested, the switching logic may be configured to perform a cut-through operation by routing packets directly from input ports to output ports without storing any portion of the packet in the memory. Alternatively, the switch may begin forwarding the stored packet data to the output port before the entire packet has been received or stored in the memory.

REFERENCES:
patent: 4821034 (1989-04-01), Anderson et al.
patent: 5490007 (1996-02-01), Bennett et al.
patent: 5546391 (1996-08-01), Hochschild et al.
patent: 5619497 (1997-04-01), Gallagher et al.
patent: 5764895 (1998-06-01), Chung
patent: 5790545 (1998-08-01), Holt et al.
patent: 5828475 (1998-10-01), Bennett et al.
patent: 5831985 (1998-11-01), Sandorfi
patent: 5832222 (1998-11-01), Dziadosz et al.
patent: 5838677 (1998-11-01), Kozaki et al.
patent: 5841997 (1998-11-01), Bleiweiss et al.
patent: 5991295 (1999-11-01), Tout et al.
patent: 6005849 (1999-12-01), Roach et al.
patent: 6061360 (2000-05-01), Miller et al.
patent: 6091707 (2000-07-01), Egbert et al.
patent: 6094434 (2000-07-01), Kotzur et al.
patent: 6134617 (2000-10-01), Weber
patent: 6144668 (2000-11-01), Bass et al.
patent: 6185203 (2001-02-01), Berman
patent: 6185620 (2001-02-01), Weber et al.
patent: 6195703 (2001-02-01), Blumenau et al.
patent: 6400715 (2002-06-01), Beaudoin et al.
patent: 6400730 (2002-06-01), Latif et al.
patent: 6421769 (2002-07-01), Teitenberg et al.
patent: 6542502 (2003-04-01), Herring et al.
patent: 6606326 (2003-08-01), Herring
patent: 6611519 (2003-08-01), Howe
patent: 6751225 (2004-06-01), Chung
“Adaptec Announces EtherStorage Tachnology,” Adaptec, May 4, 2000, 2 pages.

Affiliated with

Also associated with

Rating

Dynamic selection of lowest latency path in a network switch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic selection of lowest latency path in a network switch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic selection of lowest latency path in a network switch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3589587