Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-07-25
2006-07-25
Wells, Kenneth B. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S143000, C327S166000, C327S565000
Reexamination Certificate
active
07081778
ABSTRACT:
A semiconductor integrated circuit comprises therein a plurality of logic circuits synchronously designed to operate in synchronization with a clock signal, a first power supply wire for supplying a high-potential side power supply voltage from a first input terminal to each logic circuit, a second power supply wire for supplying the high-potential side power supply voltage from a second input terminal to each logic circuit and a third power supply wire for supplying the high-potential side power supply voltage from a third input terminal to each logic circuit. The logic circuit (DFF circuit) includes two stages of latch circuits and a clock signal inversion circuit. Only the clock signal inversion circuit is connected with the first power supply wire, while the second power supply wire is connected with the remaining latch circuits.
REFERENCES:
patent: 4988893 (1991-01-01), Bonneau et al.
patent: 5124796 (1992-06-01), Maki
patent: 5289518 (1994-02-01), Nakao
patent: 5296757 (1994-03-01), Koizumi
patent: 5382846 (1995-01-01), Shigehara et al.
patent: 5576643 (1996-11-01), Kobayashi et al.
patent: 5923187 (1999-07-01), Maugars
patent: 5990706 (1999-11-01), Matsumoto et al.
patent: 6380764 (2002-04-01), Katoh et al.
patent: 6707328 (2004-03-01), Ueda et al.
patent: 61002342 (1986-01-01), None
patent: 3-932-37 (1991-04-01), None
patent: 06310656 (1994-11-01), None
patent: 8-125025 (1996-05-01), None
patent: 11-204649 (1999-07-01), None
Japanese Notification of Reason(s) for Refusal (Oct. 29, 2002) with translation.
Notification of Reasons for Refusal dated Aug. 19, 2003 from the Japanese Patent Office for Japanese Laid Open Patent Application No. 11-372781 with translation.
Ogura Isao
Ueda Yoshitaka
Luu An T.
Sanyo Electric Co,. Ltd.
Wells Kenneth B.
Westerman Hattori Daniels & Adrian LLP
LandOfFree
Semiconductor integrated circuit related to a circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit related to a circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit related to a circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3583264