Analog to digital converter

Details Analog to digital converter Analog to digital converter

2006-07-04

2006-07-04

Barnie, Rexford (Department: 2819)

Coded data generation or conversion

Converter calibration or testing

C341S118000

Reexamination Certificate

active

07071857

ABSTRACT:
A circuit is provided for reducing mismatches between the outputs of successive pairs of cells in an analog to digital converter. A voltage input means is coupled to a first input terminal of each cell to introduce and an input voltage. A reference voltage means is coupled to a second input terminal of each cell to introduce progressive fractions of a reference voltage. A low impedance means is coupled between corresponding first output terminals and coupled between corresponding second output terminals in successive cells, to draw load-bearing currents to the successive cells, affecting the relative voltages and thereby reducing the effects of cell mismatches on these output terminals. Lastly, a high impedance means is coupled to the each of the first output terminals and to each of the second output terminals in successive cells.

REFERENCES:
patent: 4058806 (1977-11-01), Nadler
patent: 5157397 (1992-10-01), Vernon
patent: 5175550 (1992-12-01), Kattmann et al.
patent: 5416485 (1995-05-01), Lee
patent: 5675341 (1997-10-01), Vallancourt et al.
patent: 5710563 (1998-01-01), Vu et al.
patent: 5856800 (1999-01-01), Le Pailleur et al.
patent: 6169510 (2001-01-01), Bult et al.
patent: 6404374 (2002-06-01), Yu et al.
patent: 6407692 (2002-06-01), Bult et al.
patent: 6650267 (2003-11-01), Bult et al.
patent: 2002/0036582 (2002-03-01), Liu et al.
U.S. Appl. No. 09/895,132, filed Jul. 2001, Bult et al.
K. Kattman et al., “A Technique for Reducing Differential Non-Linearity Errors in Flash A/D Converters”, ISSCC91/Session 10/High-Speed Data Acquisition/Paper TP 10.4, Feb. 14, 1991, pp. 170-171, 1991 IEEE International Solid-State Circuits Conference.
K. Kusumoto et al., “A 10-b 20-MHz 30-mW Pipelined Interpolating CMOS ADC”,IEEE Journal of Solid-State Circuits, Dec. 1993, pp. 1200-1206, vol. 28, No. 12.
M. Ito et al., “A 10 bit 20 MS/s 3 V Supply CMOS A/D Converter”,IEEE Journal of Solid-State Circuits, Dec. 1994, pp. 1531-1536, vol. 29, No. 12.
K. Nakamura et al., “An 85 mW, 10 b, 40 Msample/s CMOS Parallel-Pipelined ADC”,IEEE Journal of Solid-State Circuits, Mar. 1995, pp. 173-183, vol. 30, No. 3.
R. Van De Plassche, “Integrated Analog-to-Digital and Digital-to-Analog Converters”,The Kluwer International Series in Engineering and Computer Science; Analog Circuits and Signal Processing, 1994, pp. 217-222, Kluwer Academic Publishers, The Netherlands, no month.
R. Van De Plassche, “Integrated Analog-to-Digital and Digital-to-Analog Converters”,The Kluwer International Series in Engineering and Computer Science, 1994, pp. 148-187, Kluwer Academic Publishers, The Netherlands, no month.

Affiliated with

Also associated with

Rating

Analog to digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Analog to digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Analog to digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3581151