Data processing: structural design – modeling – simulation – and em – Emulation – In-circuit emulator
Reexamination Certificate
2006-04-25
2006-04-25
Paladini, Albert W. (Department: 2125)
Data processing: structural design, modeling, simulation, and em
Emulation
In-circuit emulator
C703S027000
Reexamination Certificate
active
07035787
ABSTRACT:
Data processing resources are distributively provided to an emulation system to locally and correspondingly generate configuration signals to configure selected ones of reconfigurable logic and interconnect resources of corresponding collections of reconfigurable logic and interconnect resources, to emulate corresponding partitions of an IC design. In one embodiment, the distributed data processing resources further locally and correspondingly determine inteconnect routing within the selected ones of the reconfigurable logic resources of the corresponding collections of reconfigurable logic resources. In one embodiment, the distributed data processing resources are disposed on logic boards having emulation ICs that include the reconfigurable logic and interconnect resources. In other embodiments, at least some of the distributed data processing resources are disposed on the emulation ICs. The board and IC disposed distribtued data processing resources cooperatively perform the earlier mentioned distributed and corresponding generation of configruation signals and interconnect routing determination.
REFERENCES:
patent: 4860290 (1989-08-01), Daniels et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5109353 (1992-04-01), Sample et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5572710 (1996-11-01), Asano et al.
patent: 5596742 (1997-01-01), Agarwal et al.
patent: 5663900 (1997-09-01), Bhandari et al.
patent: 5680583 (1997-10-01), Kuijsten
patent: 5777489 (1998-07-01), Barbier et al.
patent: 5821773 (1998-10-01), Norman et al.
patent: 5870586 (1999-02-01), Baxter
patent: 5940603 (1999-08-01), Huang
patent: 5943490 (1999-08-01), Sample
patent: 5999725 (1999-12-01), Barbier et al.
patent: 6002861 (1999-12-01), Butts et al.
patent: 6052524 (2000-04-01), Pauna
patent: 6141636 (2000-10-01), Samo et al.
patent: 6184707 (2001-02-01), Norman et al.
patent: 6265894 (2001-07-01), Reblewski et al.
patent: 6282503 (2001-08-01), Okazaki et al.
patent: 6377912 (2002-04-01), Sample et al.
patent: 6388465 (2002-05-01), Barbier et al.
patent: 6473726 (2002-10-01), Reblewski
patent: 6496918 (2002-12-01), DeHon et al.
patent: 6625793 (2003-09-01), Sample et al.
patent: 6694464 (2004-02-01), Quayle et al.
patent: 2002/0055828 (2002-05-01), Swoboda et al.
patent: 2002/0116168 (2002-08-01), Kim
patent: 2003/0179712 (2003-09-01), Kobayashi et al.
patent: 2003/0182641 (2003-09-01), Vang
patent: 2004/0034841 (2004-02-01), Reblewski
patent: 2004/0078187 (2004-04-01), Reblewski
patent: 0651343 (1995-05-01), None
patent: WO 94/06210 (1994-03-01), None
Erhard et al., W. First Steps Towards a Reconfigurable Asynchronous System, IEEE International Workshop on Rapid System Prototyping, 1999, pp. 28-31.
Kocan et al., F. Concurrent D-Algorithm on Reconfigurable Hardware, IEEE/ACM International Conference on Computer-Aided Design, 1999, Digest of Technical Papers, pp. 152-155.
Clos, Charles, “A study of Non-Blocking Switching Networks,” The Bell System Technical Journal, Mar. 1953, pp. 406-424.
Bosi et al., B. Reconfigurable Pipelined 2-D Convolvers for Fast Digital Signal Processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 7, Issue 3, Sept. 1999, pp. 299-308.
Ejnioui et al., A. Design Partitioning on Single-Chip Emulation Systems, 13thInternational Conference on VLSI Design, 2000, pp. 234-239.
Jean, J.S.N., et al., “Dynamic Reconfiguration to Support Concurrent Applications,” IEEE Transactions on Computers, Jun. 1999, IEEE, USA, vol. 48, No. 6, pp. 591-602.
Snider, G., “The Teramac Compiler,” Nov. 29, 1993, pp. 1-51.
Babb, J, et al., “Logic Emulation with Virtual Wires,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Jun. 1997, pp. 1-20.
XILINX, “The Programmable Gate Array Design Handbook,” First Edition, 1986, pp. i-A-10.
Y. Ni, et al., “A 256 x 256 Pixel Smart CMOS Image Sensor for Line-Based Stereo Vision Applications.”, IEEE Journal of Solid-State Circuits, vol. 35, No. 7, Jul. 2000.
Y, Miyake et al., “A gesture controlled human interface using anartificial retina chip”, IEEE, 1996.
D.P. Osterman, et al., “Superconducting Infrared Detector Arrays with Integrated Processing Circultry”, IEEE Transactions on Magnetics, vol. 27, No. 2, Mar. 1991.
H. Agusleo,et al., “Employing Logic-Enhanced Memory for High-Performance ATM Network Interfaces”, IEEE, 1996.
R. de Vries, et al., “Built-In Self-Test methodology for A/D Converters”, IEEE, 1997.
F. Azais, et al., “A Low-Cost Adaptive Ramp Generator for Analog BIST Applications”, IEEE, 2001.
Banner & Witcoff , Ltd.
Mentor Graphics Corporation
Paladini Albert W.
LandOfFree
Emulation components and system including distributed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Emulation components and system including distributed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Emulation components and system including distributed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3561937