Apparatus and method for reducing power consumption by a...

Details Apparatus and method for reducing power consumption by a... Apparatus and method for reducing power consumption by a...

2006-01-24

2006-01-24

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C141S155000

Reexamination Certificate

active

06989695

ABSTRACT:
An apparatus includes at least one logic storage unit which has a clock input. The apparatus also includes a logic circuit associated with the at least one logic storage unit. The logic circuit is capable of selectively preventing a clock signal from being applied to the clock input of the at least one logic storage unit.

REFERENCES:
patent: 4949361 (1990-08-01), Jackson
patent: 5256912 (1993-10-01), Rios
patent: 5289518 (1994-02-01), Nakao
patent: 5498988 (1996-03-01), Reyes et al.
patent: 5548285 (1996-08-01), Ford et al.
patent: 5640130 (1997-06-01), Ito et al.
patent: 5654988 (1997-08-01), Heyward et al.
patent: 5692166 (1997-11-01), Milhizer et al.
patent: 5896052 (1999-04-01), Gujral et al.
patent: 5905766 (1999-05-01), Nguyen
patent: 5912572 (1999-06-01), Graf, III
patent: 6021504 (2000-02-01), Yamasaki
patent: 6101609 (2000-08-01), Kawasaka
patent: 6108778 (2000-08-01), LaBerge
patent: 6260152 (2001-07-01), Cole et al.
patent: 6674821 (2004-01-01), Mejyr

Affiliated with

Also associated with

Rating

Apparatus and method for reducing power consumption by a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for reducing power consumption by a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for reducing power consumption by a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3544020