Through-substrate interconnect fabrication methods

Details Through-substrate interconnect fabrication methods Through-substrate interconnect fabrication methods

2006-09-19

2006-09-19

Coleman, W. David (Department: 2823)

Semiconductor device manufacturing: process

Making device array and selectively interconnecting

C257SE21590

Reexamination Certificate

active

07109068

ABSTRACT:
A method for forming a conductive via or through-wafer interconnect (TWI) in a semiconductive substrate for use as a contact card, test connector, semiconductor package interposer, or die interconnect includes the acts of (a) forming an oxide or nitride layer on both sides of the substrate, (b) forming a precursor aperture in the substrate at a desired location by laser or etch, (c) further etching the precursor aperture to enlarge and shape at least a portion thereof with undercut portions below an initial etch mask layer, (d) lining the aperture with a passivation material, (e) filling the aperture with a conductive material, and (f) thinning one or both surfaces of the substrate to achieve desired stand-off distances of the opposed via ends. The shaped via aperture has an enlarged central portion, and one or more end portions which taper to smaller end surfaces. The one or more via end portions may be trapezoidal in shape. A further rounding etch act following the shaping etch will result in a rounded, i.e., frustoconical, shape. The shape is conducive to improved solder ball/bump attachment, and enables forming vias of very small diameter and pitch.

REFERENCES:
patent: 4445978 (1984-05-01), Whartenby et al.
patent: 4806111 (1989-02-01), Nishi et al.
patent: 5063177 (1991-11-01), Geller et al.
patent: 5166097 (1992-11-01), Tanielian
patent: 5229647 (1993-07-01), Gnadinger
patent: 5236551 (1993-08-01), Pan
patent: 5269880 (1993-12-01), Jolly et al.
patent: 5420520 (1995-05-01), Anschel et al.
patent: 5426072 (1995-06-01), Finnila
patent: 5438212 (1995-08-01), Okaniwa
patent: 5483741 (1996-01-01), Akram et al.
patent: 5495667 (1996-03-01), Farnworth et al.
patent: 5528080 (1996-06-01), Goldstein
patent: 5541525 (1996-07-01), Wood et al.
patent: 5559444 (1996-09-01), Farnworth et al.
patent: 5592736 (1997-01-01), Akram et al.
patent: 5607818 (1997-03-01), Akram et al.
patent: 5686317 (1997-11-01), Akram et al.
patent: 5796264 (1998-08-01), Farnworth et al.
patent: 5841196 (1998-11-01), Gupta et al.
patent: 6013948 (2000-01-01), Akram et al.
patent: 6018196 (2000-01-01), Noddin
patent: 6022797 (2000-02-01), Ogasawara et al.
patent: 6054377 (2000-04-01), Filipiak et al.
patent: 6080664 (2000-06-01), Huang et al.
patent: 6114240 (2000-09-01), Akram et al.
patent: 6214716 (2001-04-01), Akram
patent: 6221769 (2001-04-01), Dhong et al.
patent: 6355181 (2002-03-01), McQuarrie
patent: 6400172 (2002-06-01), Akram et al.
patent: 6410976 (2002-06-01), Ahn
patent: 6420209 (2002-07-01), Siniaguine
patent: 6458696 (2002-10-01), Gross
patent: 6479382 (2002-11-01), Naem
patent: 6541280 (2003-04-01), Kaushik et al.
patent: 6620731 (2003-09-01), Farnworth et al.
patent: 6667551 (2003-12-01), Hanaoka et al.
patent: 6770923 (2004-08-01), Nguyen et al.
patent: 6821877 (2004-11-01), Han
patent: 6841883 (2005-01-01), Farnworth et al.
patent: 6846725 (2005-01-01), Nagarajan et al.
patent: 6979652 (2005-12-01), Khan et al.
patent: 2002/0148807 (2002-10-01), Zhao et al.
patent: 2005/0006768 (2005-01-01), Narasimhan et al.
patent: 2005/0199973 (2005-09-01), Benzel et al.
Lee et al., Laser Created Silicon Vias for Stacking Dies in MCMs, EMT Symposium, 1991, Tampa, Florida, pp. 262, 263, 265.
Chu et al., Laser Micromachining of Through Via Interconnects in Active Die for 3-D Multichip Module, IEEE/CMPT Int'l EMT Symposium, 1995, pp. 120-126.

Affiliated with

Also associated with

Rating

Through-substrate interconnect fabrication methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Through-substrate interconnect fabrication methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Through-substrate interconnect fabrication methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3527770