Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Event-driven
Reexamination Certificate
2005-11-01
2005-11-01
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Event-driven
C703S004000, C703S013000, C703S014000, C703S016000
Reexamination Certificate
active
06961689
ABSTRACT:
In the simulation of an analog and mixed-signal analog-digital physical circuit, events are assigned scheduled times. The events are stored in buckets in a hash table, with the scheduled times of the events in each bucket associated with the bucket. The scheduled times are organized into a heap, with the earliest scheduled time at the root of the heap. The earliest scheduled time is removed from the heap, and the events in the associated bucket are performed. Performing the scheduled events can cause new events to be scheduled, and existing events to be de-scheduled. When all the events in the bucket associated with the earliest scheduled time are simulated, the remaining scheduled times are re-organized into a new heap, and the steps of removing the earliest scheduled time, performing the scheduled events, and re-organizing the remaining scheduled times are repeated.
REFERENCES:
patent: 5481484 (1996-01-01), Ogawa et al.
patent: 5737583 (1998-04-01), Jones et al.
patent: 5794005 (1998-08-01), Steinman
patent: 5850538 (1998-12-01), Steinman
patent: 6110217 (2000-08-01), Kazmierski et al.
patent: 6208954 (2001-03-01), Houtchens
patent: 6324495 (2001-11-01), Steinman
patent: 6466898 (2002-10-01), Chan
Premal Buch, Ernest S. Kuh, “SYMPHONY: A Fast Signal Simulator for BiCMOS Analog/Digital Circuits”, IEEE 1996, pp. 403-407.
Ernst G. Ulrich, “Non-Integral Event Timing for Digital Logic Simulation”, ACM 1976, pp. 61-67.
Microsoft Press Computer Dictionary Third Edition, Mircosoft Press, 1997 pp. 229 and 230.
C.W. Rose, M. Albarran, “Modeling And Design Description of Hierarchical Hardware/Software Systems*” Advanced Research Projects Agency, ACM, Jan. 1975, pp. 421-430.
Ernst G. Ulrich, “Non-Integral Event Timing for Digital Logic Simulation”, 1976, pp. 61-68.
IEEE Computer Society, “IEEE Standard VHDL Analog and Mixed-Signal Extensions”, Dec. 23, 1999, pp. 118-123 and 173-175 (for reference only; not to be disclosed in IDS).
Timothy A. Budd, “Classical Data Structures in C++”, Jun. 1994, pp. 355-379.
Ernst G. Ulrich, “Exclusive Simulation of Activity in Digital Networks”, Feb. 1969, pp. 102-110.
Manjikian N. et al., “Using split event sets to form and schedule event combination in discrete event simulation”, Simulation Symposium, 1992, Proceedings., 25thAnnual Orlando Fl. USA Apr. 6-9, 1992, Los Alamitos, CA, USA, IEEE COMPU. SOC, US, pp. 184-191.
Schof S., “Efficient Data Structures For Time Warp Simulation Queues”, Journal of Systems Architecture, Elsevier Science Publishers BV., Amsterdam, NL. vol. 44, No. 6-7, Mar. 1, 1998, pp. 497-517.
Prasad S.K. et al., “Using parallel data structures in optimistic discrete event simulation of varying granularity on shared-memory computers”, Algorithms and Architectures For Parallel Processing, 1995, ICAPP 95, IEEE First ICAPP., IEEE First International Conference on Brisbane, OLD., Australia Apr. 19-21, 1995, pp. 565-374.
Hidaka, S. et al. “Logical Process Scheduling using Heap Data Structure in Parallel Discrete Event Simulation”, The Institute of Electronics Information and Communication Engineers, Technical Report of IEICE, CPSY98 71 (Aug. 1998), pp. 81-87 (including English-language abstract and reference list).
European Search Report from corresponding European application No. EP 00 30 5129 (4 pages total) dated Mar. 1, 2004.
Japanese Office Action from corresponding Japanese application No. 2000-183529 (6 pages total including 3 pages of translation), dated Mar. 10, 2004.
Craig Dwin M.
Silicon Valley Patent & Group LLP
Synopsys Inc.
Teska Kevin J.
LandOfFree
Scheduling non-integral simulation time for mixed-signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Scheduling non-integral simulation time for mixed-signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Scheduling non-integral simulation time for mixed-signal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3509052