Boots – shoes – and leggings
Patent
1995-08-28
1997-04-22
Geckil, Mehmet B.
Boots, shoes, and leggings
364DIG1, 364230, 3642423, 395842, G06F 1500
Patent
active
056236883
ABSTRACT:
A parallel processing system including a plurality of processing units each having a main storage storing instructions and data, an instruction processor reading the instructions from the main storage and executing the instructions, and a transfer processor for making a data transfer in units of a packet which is made up of a header and body data. The parallel processing system further includes a network coupling two processing units which are to make the data transfer based on information included in the header of the packet, where the header includes information related to at least a destination of the data, an attribute of a memory access to the main storage and a length of the data. The transfer processor carries out a parallel process for each user process by making a data transfer between the main storage and the network in units of the packet depending on the attribute of the memory access. The transfer processor of at least an arbitrary one of the processing units includes a managing part for managing for each user process a transfer queue base address indicating a first address of a transfer queue in the main storage, a transfer queue write pointer indicating to which data transfer request of the transfer queue the instruction process has enqueued, a transfer queue read pointer indicating to which data transfer request of the transfer queue the transfer processor has finished the data transfer process, and a memory access virtual space.
REFERENCES:
patent: H586 (1989-02-01), Kun
patent: 4768190 (1988-08-01), Giancarlo
patent: 4942574 (1990-07-01), Zelle
patent: 5121390 (1992-06-01), Farrell et al.
patent: 5136718 (1992-08-01), Haydt
patent: 5212778 (1993-05-01), Dally et al.
patent: 5301287 (1994-04-01), Herrell et al.
patent: 5414840 (1995-05-01), Rengarajan et al.
patent: 5434975 (1995-07-01), Allen
patent: 5467459 (1995-11-01), Alexander et al.
IBM Technical Disclosure Bulletin, vol. 34, No. 1, Jun. 1991, New York, U.S., pp. 196-199, `Programmable address Translation for Multi-processor Systems`.
Dewa Masami
Ikeda Masayuki
Ishizaka Ken-ichi
Kobayakawa Kazushige
Nagasawa Shigeru
Fujitsu Limited
Geckil Mehmet B.
LandOfFree
Parallel processing system including instruction processor to ex does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel processing system including instruction processor to ex, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel processing system including instruction processor to ex will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-350221