Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2005-08-09
2005-08-09
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S230060
Reexamination Certificate
active
06928026
ABSTRACT:
The present invention relates to a system and method for processing the read and write operations in a memory architecture. The system processing the read and write operations includes at least one local memory block and a synchronously controlled global controller coupled to the local memory block and adapted to extend the high portion of a clock pulse. The method for processing the read and write operations includes skewing a clock pulse using at least one word line interfacing with the global controller.
REFERENCES:
patent: 4141039 (1979-02-01), Yamamoto
patent: 5305451 (1994-04-01), Chao et al.
patent: 5822268 (1998-10-01), Kirihata
patent: 5917353 (1999-06-01), Teel
patent: 6108244 (2000-08-01), Lee et al.
patent: 6131149 (2000-10-01), Lu et al.
patent: 6178057 (2001-01-01), Kuroda et al.
patent: 6246614 (2001-06-01), Ooishi
patent: 6330627 (2001-12-01), Toda
patent: 6366529 (2002-04-01), Williams et al.
patent: 6411557 (2002-06-01), Terzioglu et al.
patent: 6424554 (2002-07-01), Kawasumi
patent: 6480439 (2002-11-01), Tokutome
Anvar Ali
Terzioglu Esin
Winograd Gil I.
Broadcom Corporation
McAndrews Held & Malloy Ltd.
Nguyen Tan T.
LandOfFree
Synchronous global controller for enhanced pipelining does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous global controller for enhanced pipelining, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous global controller for enhanced pipelining will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3502060