Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2005-12-06
2005-12-06
Williams, Howard L. (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S162000
Reexamination Certificate
active
06972707
ABSTRACT:
A pipelined analog-to-digital converter in which signal value samples are represented differentially by pairs of charges and which uses charge-coupled-devices (CCDs) for delay and arithmetic operations on the charges is presented. In the pipeline, each successive stage resolves an equal or smaller charge difference. After a certain number of pipeline stages, the common-mode component of the signal-charge pair is reduced. The pipeline stages following this common-mode-charge reduction stage have a reduced charge capacity and size, allowing more sensitive charge comparison. The result is improved A/D converter resolution and reduced power consumption.
REFERENCES:
patent: 3969634 (1976-07-01), Su et al.
patent: 4035667 (1977-07-01), Heller
patent: 4104543 (1978-08-01), Maeding
patent: 4206446 (1980-06-01), Rockett, Jr.
patent: 4210825 (1980-07-01), Crochiere et al.
patent: 4239983 (1980-12-01), Edwards et al.
patent: 4246496 (1981-01-01), Heller
patent: 4489309 (1984-12-01), Schlig
patent: 4573177 (1986-02-01), Petrosky
patent: 4639678 (1987-01-01), Schlig et al.
patent: 4649554 (1987-03-01), Boudewijns et al.
patent: 4686648 (1987-08-01), Fossum
patent: 5030953 (1991-07-01), Chiang
patent: 5327138 (1994-07-01), Linnenbrink et al.
patent: 5579007 (1996-11-01), Paul
patent: 5736757 (1998-04-01), Paul
Fossum, Eric R., et al., “A Linear and Compact Charge-Coupled Charge Packet Differencer/Replicator”, IEEE Transactions on Electron Devices, Dec. 1984, vol. ED-31, No. 12, 6 pages.
Fossum, Eric R., “Wire Transfer of Charge Packets for On-Chip CCD Signal Processing”, SPIE, vol. 1242, Jul. 1990, pp. 179-188.
Colbeth, Richard E., et al., “A 1-GHz Charge-Packet Replicator/Subtractor Circuit for GaAs CCD Signal Processing”, IEEE Journal of Solid-State Circuits, vol. 25, No. 4, Aug. 1990, pp. 1018-1019.
Fossum, Eric R., “Wire Transfer of Charge Packets Using a CCD-BBD Structure for Charge-Domain Signal Processing”, IEEE Transactions on Electron Devices, vol. 38, No. 2, Feb. 1991, pp. 291-298.
Paul, Susanne A., et al., “A Nyquist-Rate Pipelined Oversampling A/D Converter”, IEEE Journal of Solid State Circuits, vol. 34, No. 12, Dec. 1999, pp. 1777-1787.
Sheppard, Scott T., “Charge Coupled Devices”, website http://www.ecn.purdue.edu/WBG/Device—Research/CCDs/Index.html, Oct. 26, 2001.
Daly, Crowley & Mofford & Durkee, LLP
Massachusetts Institute of Technology
Williams Howard L.
LandOfFree
Sub-ranging pipelined charge-domain analog-to-digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sub-ranging pipelined charge-domain analog-to-digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sub-ranging pipelined charge-domain analog-to-digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3501267