Semiconductor device manufacturing: process – Making device array and selectively interconnecting – Using structure alterable to nonconductive state
Reexamination Certificate
2005-08-02
2005-08-02
Kielin, Erik J. (Department: 2813)
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
Using structure alterable to nonconductive state
C438S130000, C438S131000, C438S467000, C438S720000, C438S798000, C438S799000, C438S601000
Reexamination Certificate
active
06924176
ABSTRACT:
A conductive layer which is formed on an insulative layer on a semiconductor substrate is connected to the semiconductor substrate via a through portion which passes through the insulative layer and reaches the semiconductor substrate. In a state where the conductive layer is electrically connected to the semiconductor substrate via the through portion, a patterning process using a plasma etching is performed on the conductive layer, thereby forming a conductive path. After the formation of the conductive path, a heating process is performed on the substrate or the conductive path in order to disconnect the electrical connection between the through portion and the substrate by a reaction between the through portion and the semiconductor substrate which is in contact therewith.
REFERENCES:
patent: 5449640 (1995-09-01), Hunt et al.
patent: 5949323 (1999-09-01), Huggins et al.
patent: 6998299 (1999-12-01), Krishnan
patent: 6433403 (2002-08-01), Wilford
patent: 2001/0039113 (2001-11-01), Blalock et al.
patent: 05-251693 (1993-09-01), None
patent: 09-069607 (1997-03-01), None
patent: 09-321279 (1997-12-01), None
patent: 10-189501 (1998-07-01), None
patent: 11-163134 (1999-06-01), None
Van Zant, Peter; Microchip Fabrication (2000); McGraw-Hill, Fourth Edition, pp. 37, 154 and 403.
Merriam Webster's Collegiate Dictionary (2001), Merriam Webster Inc.; Tenth Edition, p. 969.
Abe Kazuhide
Harada Yusuke
Yoshie Toru
Hogans David L.
Kielin Erik J.
Oki Electric Industry Co. Ltd.
Volentine & Francos, PLLC
LandOfFree
Method of manufacturing semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3488940