Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Reexamination Certificate
2005-02-01
2005-02-01
Kielin, Erik J. (Department: 2813)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
C438S435000
Reexamination Certificate
active
06849521
ABSTRACT:
In a semiconductor layer formed on a first insulating film is formed an element isolation groove extending to the first insulating film. Thereafter, a second insulating film is deposited in the element isolation groove by using a vapor deposition method.
REFERENCES:
patent: 4631803 (1986-12-01), Hunter et al.
patent: 4983226 (1991-01-01), Hunter et al.
patent: 5250836 (1993-10-01), Miura et al.
patent: 5416041 (1995-05-01), Schwalke
patent: 5504033 (1996-04-01), Bajor et al.
patent: 5561073 (1996-10-01), Jerome et al.
patent: 5581110 (1996-12-01), Razouk et al.
patent: 5811315 (1998-09-01), Yindeepol et al.
patent: 5872044 (1999-02-01), Hemmenway et al.
patent: 5872045 (1999-02-01), Lou et al.
patent: 1 026 734 (2000-08-01), None
patent: 04-134844 (1992-05-01), None
patent: 2589209 (1996-12-01), None
European Search Report Dec. 6, 2001, Application No. 01120911.1-1524.
Arita Koji
Uemoto Yasuhiro
Blum David S.
Kielin Erik J.
Matsushita Electric - Industrial Co., Ltd.
Nixon & Peabody LLP
Studebaker Donald R.
LandOfFree
Method for manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3486086